



HARRIS SEMICONDUCTOR POWER MOSFET PRODUCTS

This MOSFET databook offers an extensive line of power MOSFET products for use in a wide range of consumer, industrial and high-reliability applications. This databook contains detailed technical information on the broad line of more than 1000 power MOSFETs, including standard power MOSFETs (the popular RF-series types, the IRF-series of industry replacement types, and JEDEC types), MegaFETs, logic-level power MOSFETs (L²FETs), ruggedized power MOSFETs, enhancement-mode insulated gate bipolar transistors (IGBTs), advanced discrete, high-reliability and radiation-hardened power MOSFETs.

The databook is divided into fifteen major sections. Section 1 includes a complete index of types and industry replacement guides. Brief profiles of the of the various product categories are then presented.

Separate data sections provide definitive ratings and characteristics for each major category of devices. Data pages for individual devices are organized in numeric-alphanumerical sequence for each section. Because some devices are grouped together to show similarity of function or data, some individual types numbers may be out of sequence. If you don't find the type number that you are looking for where you expect it to be, check the Index of Devices, Section 1.

For complete, current and detailed technical specifications on any Harris device please contact the nearest Harris sales, representative or distributor office; or direct literature requests to:

Harris Semiconductor Literature Department

P.O. Box 883, MS CB1-28
Melbourne, FL 32901
(407) 724-3739
FAX 407-724-3937

For general information regarding Harris Semiconductor and its products,
call 1-800-4-HARRIS

U.S. HEADQUARTERS

Harris Semiconductor
1301 Woody Burke Road
Melbourne, Florida 32902
TEL: (407) 724-3000

SOUTH ASIA

Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852) 723-6339

EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
Rue de la Fusse 100
1130 Brussels, Belgium
TEL: (32) 2 246 21 11

NORTH ASIA

Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: 81-3-3345-8911

See our
specs in **CAPS**

Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.



POWER MOSFETS

FOR COMMERCIAL AND HIGH RELIABILITY APPLICATIONS

General Information	1
Industry Replacement Guide	2
Product Profiles	3
N-Channel Power MOSFETs	4
P-Channel Power MOSFETs	5
Logic Level Power MOSFETs	6
Insulated Gate Bipolar Transistors	7
Intelligent Discretes	8
Military and Rad-Hardened Power MOSFETs	9
Preview Products	10
Intelligent Power Drivers and Controllers	11
Ultra-Fast Rectifiers	12
Application Notes	13
Dimensional Outlines and Mounting Hardware	14
Sales Office Information	15

POWER MOSFETs PRODUCT TECHNICAL ASSISTANCE

For technical assistance on the Harris products listed in this databook, please contact Field Applications Engineering staff available at one of the following Harris Sales Offices:

UNITED STATES

CALIFORNIA	Costa Mesa	714-433-0600
	San Jose	408-922-0977
	Woodland Hills	818-992-0688
FLORIDA	Melbourne	407-724-3576
GEORGIA	Norcross	404-246-4660
ILLINOIS	Schaumburg	708-240-3480
MASSACHUSETTS	Burlington	617-221-1850
NEW JERSEY	Mt. Laurel	609-727-1909
	Rahway	201-381-4210
TEXAS	Dallas	214-733-0800

INTERNATIONAL

FRANCE	Paris	33-1-346-54046
GERMANY	Munich	49-8-963-8130
ITALY	Milano	39-2-262-22141
JAPAN	Tokyo	81-3-345-8911
KOREA	Seoul	82-2-551-0931
U.K.	Camberley	44-276-686-886

For literature requests, please contact Harris at 407-724-3739.

POWER MOSFETS

1

GENERAL INFORMATION

	PAGE
ALPHA NUMERIC PRODUCT INDEX	1-2
PRODUCT INDEX BY FAMILY	1-20
INSULATED GATE BIPOLAR TRANSISTORS	1-20
INTELLIGENT DISCRETES	1-20
INTELLIGENT POWER DRIVERS AND CONTROLLERS	1-21
LOGIC LEVEL POWER MOSFETS	1-21
N-CHANNEL POWER MOSFETS	1-22
P-CHANNEL POWER MOSFETS	1-26
PREVIEW PRODUCTS	1-27
ULTRA-FAST RECTIFIERS	1-27

1

GENERAL
INFORMATION

ALPHA NUMERIC PRODUCT INDEX

		PAGE
2N6755	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-5
2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-5
2N6757	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-9
2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-9
2N6759	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-13
2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-13
2N6761	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-17
2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-17
2N6763	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-21
2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-21
2N6765	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-25
2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-25
2N6767	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-29
2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-29
2N6769	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-33
2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-87
2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs	5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors	5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors	5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors	5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors	5-30
2N6901	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-3
2N6902	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-7
2N6903	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-11
2N6904	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-15
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	7-5
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-131

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-148
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-165
CA3242E	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic 11-3 to High Current Loads
CA3262E	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic 11-7 to High Current Loads
CA3262AQ	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic 11-7 to High Current Loads
CA3262AE	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic 11-7 to High Current Loads
CA3272Q	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output 11-12
CA3273	High-Side Driver 11-16
CA3274	Current Limiting Power Switch With Current Limiter Sense Flag 11-19
CA3275E	Dual-H Driver 11-23
HGTA24N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 8-7
HGTA32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 8-87
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 8-3
HGTD6N40E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTD6N40E1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTD6N50E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTD6N50E1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTD10N40F1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTD10N40F1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTD10N50F1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTD10N50F1S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTD12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBT) with 7-42 Anti-Parallel Ultra-Fast Diode
HGTG20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with 7-65 Anti-Parallel Ultra-Fast Diode
HGTG20N100D2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-70
HGTG24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-74
HGTG24N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with 7-78 Anti-Parallel Ultra-Fast Diode
HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 10-3
HGTG32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-91
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 10-7
HGTH12N40C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N40C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with 7-37 Anti-Parallel Ultra-Fast Diode
HGTH12N40E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N40E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with 7-37 Anti-Parallel Ultra-Fast Diode
HGTH12N50C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with 7-37 Anti-Parallel Ultra-Fast Diode
HGTH12N50E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with 7-37 Anti-Parallel Ultra-Fast Diode
HGTH20N40C1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-55

1

GENERAL INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
HGTH20N40C1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTH20N40E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTH20N40E1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTH20N50C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTH20N50C1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTH20N50E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTH20N50E1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTM12N40C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM12N40E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM12N50C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM12N50E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM20N40C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM20N40E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM20N50C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTM20N50E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP6N40E1D	7-13
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP6N50E1D	7-13
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP10N40C1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP10N40E1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N40F1D	7-32
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50C1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP10N50E1	7-22
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP10N50C1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50E1D	7-27
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP10N50F1D	7-32
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTP12N60D1	7-51
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N40C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP15N40E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP15N50C1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTP15N50E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HV-1205	11-27
Single Chip Power Supply	
HV-2405E	11-38
Single Chip Power Supply	
HV250	10-11
Half Bridge Complimentary MOSFET Driver	
HV255	10-15
Half Bridge Complimentary MOSFET Driver	
HV350	10-19
Half Bridge N-Channel MOSFET Driver	
HV400	10-23
High Speed MOSFET Driver	
ICL7667	11-49
Dual Power MOSFET Driver	

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF120	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-169
IRF121	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-169
IRF122	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-169
IRF123	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-169
IRF130	N-Channel Power MOSFETs	4-174
IRF131	N-Channel Power MOSFETs	4-174
IRF132	N-Channel Power MOSFETs	4-174
IRF133	N-Channel Power MOSFETs	4-174
IRF130R	N-Channel Power MOSFETs Avalanche Energy Rated	4-174
IRF131R	N-Channel Power MOSFETs Avalanche Energy Rated	4-174
IRF132R	N-Channel Power MOSFETs Avalanche Energy Rated	4-174
IRF133R	N-Channel Power MOSFETs Avalanche Energy Rated	4-174
IRF140	N-Channel Power MOSFETs	4-179
IRF141	N-Channel Power MOSFETs	4-179
IRF142	N-Channel Power MOSFETs	4-179
IRF143	N-Channel Power MOSFETs	4-179
IRF140R	N-Channel Power MOSFETs Avalanche Energy Rated	4-179
IRF141R	N-Channel Power MOSFETs Avalanche Energy Rated	4-179
IRF142R	N-Channel Power MOSFETs Avalanche Energy Rated	4-179
IRF143R	N-Channel Power MOSFETs Avalanche Energy Rated	4-179
IRF150	N-Channel Power MOSFETs	4-184
IRF151	N-Channel Power MOSFETs	4-184
IRF152	N-Channel Power MOSFETs	4-184
IRF153	N-Channel Power MOSFETs	4-184
IRF150R	N-Channel Power MOSFETs Avalanche Energy Rated	4-184
IRF151R	N-Channel Power MOSFETs Avalanche Energy Rated	4-184
IRF152R	N-Channel Power MOSFETs Avalanche Energy Rated	4-184
IRF153R	N-Channel Power MOSFETs Avalanche Energy Rated	4-184
IRF220	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF221	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF222	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF230	N-Channel Power MOSFETs	4-194
IRF231	N-Channel Power MOSFETs	4-194
IRF232	N-Channel Power MOSFETs	4-194
IRF233	N-Channel Power MOSFETs	4-194
IRF230R	N-Channel Power MOSFETs Avalanche Energy Rated	4-194
IRF231R	N-Channel Power MOSFETs Avalanche Energy Rated	4-194
IRF232R	N-Channel Power MOSFETs Avalanche Energy Rated	4-194
IRF233R	N-Channel Power MOSFETs Avalanche Energy Rated	4-194
IRF234	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF235	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF236	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF237	N-Channel Power MOSFETs Avalanche Energy Rated	4-199
IRF240	N-Channel Power MOSFETs	4-204
IRF241	N-Channel Power MOSFETs	4-204
IRF242	N-Channel Power MOSFETs	4-204
IRF243	N-Channel Power MOSFETs	4-204
IRF240R	N-Channel Power MOSFETs Avalanche Energy Rated	4-204
IRF241R	N-Channel Power MOSFETs Avalanche Energy Rated	4-204
IRF242R	N-Channel Power MOSFETs Avalanche Energy Rated	4-204
IRF243R	N-Channel Power MOSFETs Avalanche Energy Rated	4-204
IRF244	N-Channel Power MOSFETs Avalanche Energy Rated	4-209

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF245	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF246	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF247	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF250	N-Channel Power MOSFETs	4-214
IRF251	N-Channel Power MOSFETs	4-214
IRF252	N-Channel Power MOSFETs	4-214
IRF253	N-Channel Power MOSFETs	4-214
IRF250R	N-Channel Power MOSFETs Avalanche Energy Rated	4-214
IRF251R	N-Channel Power MOSFETs Avalanche Energy Rated	4-214
IRF252R	N-Channel Power MOSFETs Avalanche Energy Rated	4-214
IRF253R	N-Channel Power MOSFETs Avalanche Energy Rated	4-214
IRF254	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF255	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF256	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF257	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF320	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF321	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF322	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF330	N-Channel Power MOSFETs	4-229
IRF331	N-Channel Power MOSFETs	4-229
IRF332	N-Channel Power MOSFETs	4-229
IRF333	N-Channel Power MOSFETs	4-229
IRF330R	N-Channel Power MOSFETs Avalanche Energy Rated	4-229
IRF331R	N-Channel Power MOSFETs Avalanche Energy Rated	4-229
IRF332R	N-Channel Power MOSFETs Avalanche Energy Rated	4-229
IRF333R	N-Channel Power MOSFETs Avalanche Energy Rated	4-229
IRF340	N-Channel Power MOSFETs	4-234
IRF341	N-Channel Power MOSFETs	4-234
IRF342	N-Channel Power MOSFETs	4-234
IRF343	N-Channel Power MOSFETs	4-234
IRF340R	N-Channel Power MOSFETs Avalanche Energy Rated	4-234
IRF341R	N-Channel Power MOSFETs Avalanche Energy Rated	4-234
IRF342R	N-Channel Power MOSFETs Avalanche Energy Rated	4-234
IRF343R	N-Channel Power MOSFETs Avalanche Energy Rated	4-234
IRF350	N-Channel Power MOSFETs	4-239
IRF351	N-Channel Power MOSFETs	4-239
IRF352	N-Channel Power MOSFETs	4-239
IRF353	N-Channel Power MOSFETs	4-239
IRF350R	N-Channel Power MOSFETs Avalanche Energy Rated	4-239
IRF351R	N-Channel Power MOSFETs Avalanche Energy Rated	4-239
IRF352R	N-Channel Power MOSFETs Avalanche Energy Rated	4-239
IRF353R	N-Channel Power MOSFETs Avalanche Energy Rated	4-239
IRF360	N-Channel Power MOSFETs Avalanche Energy Rated	4-244
IRF362	N-Channel Power MOSFETs Avalanche Energy Rated	4-244
IRF420	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF421	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF422	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF430	N-Channel Power MOSFETs	4-254
IRF431	N-Channel Power MOSFETs	4-254
IRF432	N-Channel Power MOSFETs	4-254
IRF433	N-Channel Power MOSFETs	4-254

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
IRF430R	N-Channel Power MOSFETs Avalanche Energy Rated 4-254
IRF431R	N-Channel Power MOSFETs Avalanche Energy Rated 4-254
IRF432R	N-Channel Power MOSFETs Avalanche Energy Rated 4-254
IRF433R	N-Channel Power MOSFETs Avalanche Energy Rated 4-254
IRF440	N-Channel Power MOSFETs 4-259
IRF441	N-Channel Power MOSFETs 4-259
IRF442	N-Channel Power MOSFETs 4-259
IRF443	N-Channel Power MOSFETs 4-259
IRF440R	N-Channel Power MOSFETs Avalanche Energy Rated 4-259
IRF441R	N-Channel Power MOSFETs Avalanche Energy Rated 4-259
IRF442R	N-Channel Power MOSFETs Avalanche Energy Rated 4-259
IRF443R	N-Channel Power MOSFETs Avalanche Energy Rated 4-259
IRF450	N-Channel Power MOSFETs 4-264
IRF451	N-Channel Power MOSFETs 4-264
IRF452	N-Channel Power MOSFETs 4-264
IRF453	N-Channel Power MOSFETs 4-264
IRF450R	N-Channel Power MOSFETs Avalanche Energy Rated 4-264
IRF451R	N-Channel Power MOSFETs Avalanche Energy Rated 4-264
IRF452R	N-Channel Power MOSFETs Avalanche Energy Rated 4-264
IRF453R	N-Channel Power MOSFETs Avalanche Energy Rated 4-264
IRF460	N-Channel Power MOSFETs Avalanche Energy Rated 4-269
IRF462	N-Channel Power MOSFETs Avalanche Energy Rated 4-269
IRF510	N-Channel Power MOSFETs 4-274
IRF511	N-Channel Power MOSFETs 4-274
IRF512	N-Channel Power MOSFETs 4-274
IRF513	N-Channel Power MOSFETs 4-274
IRF510R	N-Channel Power MOSFETs Avalanche Energy Rated 4-274
IRF511R	N-Channel Power MOSFETs Avalanche Energy Rated 4-274
IRF512R	N-Channel Power MOSFETs Avalanche Energy Rated 4-274
IRF513R	N-Channel Power MOSFETs Avalanche Energy Rated 4-274
IRF520	N-Channel Power MOSFETs 4-279
IRF521	N-Channel Power MOSFETs 4-279
IRF522	N-Channel Power MOSFETs 4-279
IRF523	N-Channel Power MOSFETs 4-279
IRF520R	N-Channel Power MOSFETs Avalanche Energy Rated 4-279
IRF521R	N-Channel Power MOSFETs Avalanche Energy Rated 4-279
IRF522R	N-Channel Power MOSFETs Avalanche Energy Rated 4-279
IRF523R	N-Channel Power MOSFETs Avalanche Energy Rated 4-279
IRF530	N-Channel Power MOSFETs 4-284
IRF531	N-Channel Power MOSFETs 4-284
IRF532	N-Channel Power MOSFETs 4-284
IRF533	N-Channel Power MOSFETs 4-284
IRF530R	N-Channel Power MOSFETs Avalanche Energy Rated 4-284
IRF531R	N-Channel Power MOSFETs Avalanche Energy Rated 4-284
IRF532R	N-Channel Power MOSFETs Avalanche Energy Rated 4-284
IRF533R	N-Channel Power MOSFETs Avalanche Energy Rated 4-284
IRF540	N-Channel Power MOSFETs 4-289
IRF541	N-Channel Power MOSFETs 4-289
IRF542	N-Channel Power MOSFETs 4-289
IRF543	N-Channel Power MOSFETs 4-289
IRF540R	N-Channel Power MOSFETs Avalanche Energy Rated 4-289
IRF541R	N-Channel Power MOSFETs Avalanche Energy Rated 4-289
IRF542R	N-Channel Power MOSFETs Avalanche Energy Rated 4-289

1
 GENERAL
 INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF543R	N-Channel Power MOSFETs Avalanche Energy Rated	4-289
IRF610	N-Channel Power MOSFETs	4-294
IRF611	N-Channel Power MOSFETs	4-294
IRF612	N-Channel Power MOSFETs	4-294
IRF613	N-Channel Power MOSFETs	4-294
IRF610R	N-Channel Power MOSFETs Avalanche Energy Rated	4-294
IRF611R	N-Channel Power MOSFETs Avalanche Energy Rated	4-294
IRF612R	N-Channel Power MOSFETs Avalanche Energy Rated	4-294
IRF613R	N-Channel Power MOSFETs Avalanche Energy Rated	4-294
IRF620	N-Channel Power MOSFETs	4-299
IRF621	N-Channel Power MOSFETs	4-299
IRF622	N-Channel Power MOSFETs	4-299
IRF623	N-Channel Power MOSFETs	4-299
IRF620R	N-Channel Power MOSFETs Avalanche Energy Rated	4-299
IRF621R	N-Channel Power MOSFETs Avalanche Energy Rated	4-299
IRF622R	N-Channel Power MOSFETs Avalanche Energy Rated	4-299
IRF623R	N-Channel Power MOSFETs Avalanche Energy Rated	4-299
IRF624	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF625	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF626	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF630	N-Channel Power MOSFETs	4-309
IRF631	N-Channel Power MOSFETs	4-309
IRF632	N-Channel Power MOSFETs	4-309
IRF633	N-Channel Power MOSFETs	4-309
IRF630R	N-Channel Power MOSFETs Avalanche Energy Rated	4-309
IRF631R	N-Channel Power MOSFETs Avalanche Energy Rated	4-309
IRF632R	N-Channel Power MOSFETs Avalanche Energy Rated	4-309
IRF633R	N-Channel Power MOSFETs Avalanche Energy Rated	4-309
IRF634	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF635	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF636	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF637	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF640	N-Channel Power MOSFETs	4-319
IRF641	N-Channel Power MOSFETs	4-319
IRF642	N-Channel Power MOSFETs	4-319
IRF643	N-Channel Power MOSFETs	4-319
IRF640R	N-Channel Power MOSFETs Avalanche Energy Rated	4-319
IRF641R	N-Channel Power MOSFETs Avalanche Energy Rated	4-319
IRF642R	N-Channel Power MOSFETs Avalanche Energy Rated	4-319
IRF643R	N-Channel Power MOSFETs Avalanche Energy Rated	4-319
IRF644	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF645	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF646	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF647	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF710	N-Channel Power MOSFETs	4-329
IRF711	N-Channel Power MOSFETs	4-329
IRF712	N-Channel Power MOSFETs	4-329
IRF713	N-Channel Power MOSFETs	4-329
IRF710R	N-Channel Power MOSFETs Avalanche Energy Rated	4-329
IRF711R	N-Channel Power MOSFETs Avalanche Energy Rated	4-329
IRF712R	N-Channel Power MOSFETs Avalanche Energy Rated	4-329
IRF713R	N-Channel Power MOSFETs Avalanche Energy Rated	4-329

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRF720	N-Channel Power MOSFETs	4-334
IRF721	N-Channel Power MOSFETs	4-334
IRF722	N-Channel Power MOSFETs	4-334
IRF723	N-Channel Power MOSFETs	4-334
IRF720R	N-Channel Power MOSFETs Avalanche Energy Rated	4-334
IRF721R	N-Channel Power MOSFETs Avalanche Energy Rated	4-334
IRF722R	N-Channel Power MOSFETs Avalanche Energy Rated	4-334
IRF723R	N-Channel Power MOSFETs Avalanche Energy Rated	4-334
IRF730	N-Channel Power MOSFETs	4-339
IRF731	N-Channel Power MOSFETs	4-339
IRF732	N-Channel Power MOSFETs	4-339
IRF733	N-Channel Power MOSFETs	4-339
IRF730R	N-Channel Power MOSFETs Avalanche Energy Rated	4-339
IRF731R	N-Channel Power MOSFETs Avalanche Energy Rated	4-339
IRF732R	N-Channel Power MOSFETs Avalanche Energy Rated	4-339
IRF733R	N-Channel Power MOSFETs Avalanche Energy Rated	4-339
IRF740	N-Channel Power MOSFETs	4-344
IRF741	N-Channel Power MOSFETs	4-344
IRF742	N-Channel Power MOSFETs	4-344
IRF743	N-Channel Power MOSFETs	4-344
IRF740R	N-Channel Power MOSFETs Avalanche Energy Rated	4-344
IRF741R	N-Channel Power MOSFETs Avalanche Energy Rated	4-344
IRF742R	N-Channel Power MOSFETs Avalanche Energy Rated	4-344
IRF743R	N-Channel Power MOSFETs Avalanche Energy Rated	4-344
IRF820	N-Channel Power MOSFETs	4-349
IRF821	N-Channel Power MOSFETs	4-349
IRF822	N-Channel Power MOSFETs	4-349
IRF823	N-Channel Power MOSFETs	4-349
IRF820R	N-Channel Power MOSFETs Avalanche Energy Rated	4-349
IRF821R	N-Channel Power MOSFETs Avalanche Energy Rated	4-349
IRF822R	N-Channel Power MOSFETs Avalanche Energy Rated	4-349
IRF823R	N-Channel Power MOSFETs Avalanche Energy Rated	4-349
IRF830	N-Channel Power MOSFETs	4-354
IRF831	N-Channel Power MOSFETs	4-354
IRF832	N-Channel Power MOSFETs	4-354
IRF833	N-Channel Power MOSFETs	4-354
IRF830R	N-Channel Power MOSFETs Avalanche Energy Rated	4-354
IRF831R	N-Channel Power MOSFETs Avalanche Energy Rated	4-354
IRF832R	N-Channel Power MOSFETs Avalanche Energy Rated	4-354
IRF833R	N-Channel Power MOSFETs Avalanche Energy Rated	4-354
IRF840	N-Channel Power MOSFETs	4-359
IRF841	N-Channel Power MOSFETs	4-359
IRF842	N-Channel Power MOSFETs	4-359
IRF843	N-Channel Power MOSFETs	4-359
IRF840R	N-Channel Power MOSFETs Avalanche Energy Rated	4-359
IRF841R	N-Channel Power MOSFETs Avalanche Energy Rated	4-359
IRF842R	N-Channel Power MOSFETs Avalanche Energy Rated	4-359
IRF843R	N-Channel Power MOSFETs Avalanche Energy Rated	4-359
IRFAC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-364
IRFAC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-364
IRFBC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-370
IRFBC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-370
IRFD110	N-Channel Power MOSFETs	4-376

1
 GENERAL
 INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFD111	N-Channel Power MOSFETs	4-376
IRFD112	N-Channel Power MOSFETs	4-376
IRFD113	N-Channel Power MOSFETs	4-376
IRFD110R	N-Channel Power MOSFETs Avalanche Energy Rated	4-376
IRFD111R	N-Channel Power MOSFETs Avalanche Energy Rated	4-376
IRFD112R	N-Channel Power MOSFETs Avalanche Energy Rated	4-376
IRFD113R	N-Channel Power MOSFETs Avalanche Energy Rated	4-376
IRFD120	N-Channel Power MOSFETs	4-381
IRFD121	N-Channel Power MOSFETs	4-381
IRFD122	N-Channel Power MOSFETs	4-381
IRFD123	N-Channel Power MOSFETs	4-381
IRFD120R	N-Channel Power MOSFETs Avalanche Energy Rated	4-381
IRFD121R	N-Channel Power MOSFETs Avalanche Energy Rated	4-381
IRFD122R	N-Channel Power MOSFETs Avalanche Energy Rated	4-381
IRFD123R	N-Channel Power MOSFETs Avalanche Energy Rated	4-381
IRFD1Z0	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z1	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z2	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-386
IRFD210	N-Channel Power MOSFETs	4-391
IRFD211	N-Channel Power MOSFETs	4-391
IRFD212	N-Channel Power MOSFETs	4-391
IRFD213	N-Channel Power MOSFETs	4-391
IRFD210R	N-Channel Power MOSFETs Avalanche Energy Rated	4-391
IRFD211R	N-Channel Power MOSFETs Avalanche Energy Rated	4-391
IRFD212R	N-Channel Power MOSFETs Avalanche Energy Rated	4-391
IRFD213R	N-Channel Power MOSFETs Avalanche Energy Rated	4-391
IRFD220	N-Channel Power MOSFETs	4-396
IRFD221	N-Channel Power MOSFETs	4-396
IRFD222	N-Channel Power MOSFETs	4-396
IRFD223	N-Channel Power MOSFETs	4-396
IRFD220R	N-Channel Power MOSFETs Avalanche Energy Rated	4-396
IRFD221R	N-Channel Power MOSFETs Avalanche Energy Rated	4-396
IRFD222R	N-Channel Power MOSFETs Avalanche Energy Rated	4-396
IRFD223R	N-Channel Power MOSFETs Avalanche Energy Rated	4-396
IRFD2Z0	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z1	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z2	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-401
IRFD310	N-Channel Power MOSFETs	4-406
IRFD311	N-Channel Power MOSFETs	4-406
IRFD312	N-Channel Power MOSFETs	4-406
IRFD313	N-Channel Power MOSFETs	4-406
IRFD310R	N-Channel Power MOSFETs Avalanche Energy Rated	4-406
IRFD311R	N-Channel Power MOSFETs Avalanche Energy Rated	4-406
IRFD312R	N-Channel Power MOSFETs Avalanche Energy Rated	4-406
IRFD313R	N-Channel Power MOSFETs Avalanche Energy Rated	4-406
IRFD320	N-Channel Power MOSFETs	4-411
IRFD321	N-Channel Power MOSFETs	4-411
IRFD322	N-Channel Power MOSFETs	4-411
IRFD323	N-Channel Power MOSFETs	4-411
IRFD320R	N-Channel Power MOSFETs Avalanche Energy Rated	4-411
IRFD321R	N-Channel Power MOSFETs Avalanche Energy Rated	4-411

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
IRFD322R	N-Channel Power MOSFETs Avalanche Energy Rated 4-411
IRFD323R	N-Channel Power MOSFETs Avalanche Energy Rated 4-411
IRFF110	N-Channel Power MOSFETs 4-416
IRFF111	N-Channel Power MOSFETs 4-416
IRFF112	N-Channel Power MOSFETs 4-416
IRFF113	N-Channel Power MOSFETs 4-416
IRFF110R	N-Channel Power MOSFETs Avalanche Energy Rated 4-416
IRFF111R	N-Channel Power MOSFETs Avalanche Energy Rated 4-416
IRFF112R	N-Channel Power MOSFETs Avalanche Energy Rated 4-416
IRFF113R	N-Channel Power MOSFETs Avalanche Energy Rated 4-416
IRFF120	N-Channel Power MOSFETs 4-421
IRFF121	N-Channel Power MOSFETs 4-421
IRFF122	N-Channel Power MOSFETs 4-421
IRFF123	N-Channel Power MOSFETs 4-421
IRFF120R	N-Channel Power MOSFETs Avalanche Energy Rated 4-421
IRFF121R	N-Channel Power MOSFETs Avalanche Energy Rated 4-421
IRFF122R	N-Channel Power MOSFETs Avalanche Energy Rated 4-421
IRFF123R	N-Channel Power MOSFETs Avalanche Energy Rated 4-421
IRFF130	N-Channel Power MOSFETs 4-426
IRFF131	N-Channel Power MOSFETs 4-426
IRFF132	N-Channel Power MOSFETs 4-426
IRFF133	N-Channel Power MOSFETs 4-426
IRFF130R	N-Channel Power MOSFETs Avalanche Energy Rated 4-426
IRFF131R	N-Channel Power MOSFETs Avalanche Energy Rated 4-426
IRFF132R	N-Channel Power MOSFETs Avalanche Energy Rated 4-426
IRFF133R	N-Channel Power MOSFETs Avalanche Energy Rated 4-426
IRFF210	N-Channel Power MOSFETs 4-431
IRFF211	N-Channel Power MOSFETs 4-431
IRFF212	N-Channel Power MOSFETs 4-431
IRFF213	N-Channel Power MOSFETs 4-431
IRFF210R	N-Channel Power MOSFETs Avalanche Energy Rated 4-431
IRFF211R	N-Channel Power MOSFETs Avalanche Energy Rated 4-431
IRFF212R	N-Channel Power MOSFETs Avalanche Energy Rated 4-431
IRFF213R	N-Channel Power MOSFETs Avalanche Energy Rated 4-431
IRFF220	N-Channel Power MOSFETs 4-436
IRFF221	N-Channel Power MOSFETs 4-436
IRFF222	N-Channel Power MOSFETs 4-436
IRFF223	N-Channel Power MOSFETs 4-436
IRFF220R	N-Channel Power MOSFETs Avalanche Energy Rated 4-436
IRFF221R	N-Channel Power MOSFETs Avalanche Energy Rated 4-436
IRFF222R	N-Channel Power MOSFETs Avalanche Energy Rated 4-436
IRFF223R	N-Channel Power MOSFETs Avalanche Energy Rated 4-436
IRFF230	N-Channel Power MOSFETs 4-441
IRFF231	N-Channel Power MOSFETs 4-441
IRFF232	N-Channel Power MOSFETs 4-441
IRFF233	N-Channel Power MOSFETs 4-441
IRFF230R	N-Channel Power MOSFETs Avalanche Energy Rated 4-441
IRFF231R	N-Channel Power MOSFETs Avalanche Energy Rated 4-441
IRFF232R	N-Channel Power MOSFETs Avalanche Energy Rated 4-441
IRFF233R	N-Channel Power MOSFETs Avalanche Energy Rated 4-441
IRFF310	N-Channel Power MOSFETs 4-446
IRFF311	N-Channel Power MOSFETs 4-446
IRFF312	N-Channel Power MOSFETs 4-446

1

GENERAL INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
IRFF313	4-446
IRFF310R	4-446
IRFF311R	4-446
IRFF312R	4-446
IRFF313R	4-446
IRFF320	4-451
IRFF321	4-451
IRFF322	4-451
IRFF323	4-451
IRFF320R	4-451
IRFF321R	4-451
IRFF322R	4-451
IRFF323R	4-451
IRFF330	4-456
IRFF331	4-456
IRFF332	4-456
IRFF333	4-456
IRFF330R	4-456
IRFF331R	4-456
IRFF332R	4-456
IRFF333R	4-456
IRFF420	4-461
IRFF421	4-461
IRFF422	4-461
IRFF423	4-461
IRFF420R	4-461
IRFF421R	4-461
IRFF422R	4-461
IRFF423R	4-461
IRFF430	4-466
IRFF431	4-466
IRFF432	4-466
IRFF433	4-466
IRFF430R	4-466
IRFF431R	4-466
IRFF432R	4-466
IRFF433R	4-466
IRFP140R	4-471
IRFP141R	4-471
IRFP142R	4-471
IRFP143R	4-471
IRFP150	4-476
IRFP151	4-476
IRFP152	4-476
IRFP153	4-476
IRFP150R	4-476
IRFP151R	4-476
IRFP152R	4-476
IRFP153R	4-476
IRFP240R	4-481
IRFP241R	4-481
IRFP242R	4-481
IRFP243R	4-481

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFP244R	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP245R	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP246R	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP247R	N-Channel Power MOSFETs Avalanche Energy Rated	4-486
IRFP250	N-Channel Power MOSFETs	4-491
IRFP251	N-Channel Power MOSFETs	4-491
IRFP252	N-Channel Power MOSFETs	4-491
IRFP253	N-Channel Power MOSFETs	4-491
IRFP250R	N-Channel Power MOSFETs Avalanche Energy Rated	4-491
IRFP251R	N-Channel Power MOSFETs Avalanche Energy Rated	4-491
IRFP252R	N-Channel Power MOSFETs Avalanche Energy Rated	4-491
IRFP253R	N-Channel Power MOSFETs Avalanche Energy Rated	4-491
IRFP254	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP255	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP256	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP257	N-Channel Power MOSFETs Avalanche Energy Rated	4-496
IRFP340R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP341R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP342R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated	4-501
IRFP350	N-Channel Power MOSFETs	4-506
IRFP351	N-Channel Power MOSFETs	4-506
IRFP352	N-Channel Power MOSFETs	4-506
IRFP353	N-Channel Power MOSFETs	4-506
IRFP350R	N-Channel Power MOSFETs Avalanche Energy Rated	4-506
IRFP351R	N-Channel Power MOSFETs Avalanche Energy Rated	4-506
IRFP352R	N-Channel Power MOSFETs Avalanche Energy Rated	4-506
IRFP353R	N-Channel Power MOSFETs Avalanche Energy Rated	4-506
IRFP360	N-Channel Power MOSFETs Avalanche Energy Rated	4-511
IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated	4-511
IRFP440R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP441R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP442R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated	4-516
IRFP450	N-Channel Power MOSFETs	4-521
IRFP451	N-Channel Power MOSFETs	4-521
IRFP452	N-Channel Power MOSFETs	4-521
IRFP453	N-Channel Power MOSFETs	4-521
IRFP450R	N-Channel Power MOSFETs Avalanche Energy Rated	4-521
IRFP451R	N-Channel Power MOSFETs Avalanche Energy Rated	4-521
IRFP452R	N-Channel Power MOSFETs Avalanche Energy Rated	4-521
IRFP453R	N-Channel Power MOSFETs Avalanche Energy Rated	4-521
IRFP460	N-Channel Power MOSFETs Avalanche Energy Rated	4-526
IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated	4-526
IRFPC40R	N-Channel Power MOSFETs Avalanche Energy Rated	4-531
IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-531
IRFPG40	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors	4-537
IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors	4-537
IRFR120	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFR121	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFU120	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated	4-542
IRFR220	N-Channel Power MOSFETs Avalanche Energy Rated	4-547

1
 GENERAL
 INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
IRFR221	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFR222	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFU220	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFU221	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFU222	N-Channel Power MOSFETs Avalanche Energy Rated	4-547
IRFR320	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR321	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR322	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFU320	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR321	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR322	N-Channel Power MOSFETs Avalanche Energy Rated	4-552
IRFR420	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFR421	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFR422	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFU420	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFU421	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
IRFU422	N-Channel Power MOSFETs Avalanche Energy Rated	4-557
MUR810	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
MUR815	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
MUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
MUR840	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
MUR850	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
MUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
MUR870E	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR880E	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR890E	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR8100E	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR1510	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
MUR1515	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
MUR1520	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
MUR1540	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
MUR1550	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
MUR1560	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
MUR1610CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
MUR1615CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
MUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
MUR3010CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
MUR3015CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
MUR3020CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
MUR3040CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
MUR3050CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
MUR3060CT	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor	10-26
RFA100N05E	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET)	4-738
RFB18N10CS	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor	8-17
RFB18N10CSVM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor	8-17
RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor	8-17
RFD3N08L	N-Channel Logic Level Power Field Effect Transistors	10-31
RFD3N08LSM	N-Channel Logic Level Power Field Effect Transistors	10-31
RFD4N06L	N-Channel Logic Level Power Field Effect Transistors	10-33
RFD4N06LSM	N-Channel Logic Level Power Field Effect Transistors	10-33
RFD12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFD12N06RLESM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RFD14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-650
RFD14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-69
RFD14N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-69
RFD14N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-650
RFD16N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-665
RFD16N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-78
RFD16N05LSM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-78
RFD16N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-665
RFD16N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-669
RFD16N10SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-669
RFD8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-161
RFD8P05SM	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-161
RFD15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-178
RFD15P05SM	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-178
RFD3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFD3055RLESM	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFG40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-715
RFG50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-728
RFG50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-96
RFG75N05E	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-733
RFG30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-187
RFG30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-192
RFG60P05E	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-197
RFG60P06E	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-197
RFH10N45	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-626
RFH10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-626
RFH12N35	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-642
RFH12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-642
RFH25N18	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-691
RFH25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-691
RFH30N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-699
RFH30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-699
RFH35N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-707
RFH35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-707
RFH45N05	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-720
RFH45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-720
RFH75N05E	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-733
RFH25P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-183
RFH25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-183
RFK25N18	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-695
RFK25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-695
RFK30N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-703
RFK30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-703
RFK35N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-711
RFK35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-711
RFK45N05	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-724
RFK45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-724
RFK25P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-183
RFK25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-183
RFL1N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-562
RFL1N08L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-19

1

GENERAL INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RFL1N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-562
RFL1N10L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-19
RFL1N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-566
RFL1N12L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-23
RFL1N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-566
RFL1N15L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-23
RFL1N18	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-570
RFL1N18L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-27
RFL1N20	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-570
RFL1N20L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-27
RFL2N05	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-574
RFL2N05L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-31
RFL2N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-574
RFL2N06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-31
RFL4N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-598
RFL4N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-598
RFL1P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-145
RFL1P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-145
RFM3N45	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-590
RFM3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-590
RFM4N35	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-602
RFM4N40	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-602
RFM6N45	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-610
RFM6N50	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-610
RFM7N35	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-614
RFM7N40	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-614
RFM8N18	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-618
RFM8N18L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-51
RFM8N20	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-618
RFM8N20L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-51
RFM10N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-622
RFM10N12L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-55
RFM10N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-622
RFM10N15L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-55
RFM10N45	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-630
RFM10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-630
RFM12N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-634
RFM12N08L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-65
RFM12N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-634
RFM12N10L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-65
RFM12N18	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-638
RFM12N20	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-638
RFM12N35	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-646
RFM12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-646
RFM15N05	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-655
RFM15N05L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-74
RFM15N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-655
RFM15N06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-74
RFM15N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-661
RFM15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-661
RFM18N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-674
RFM18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-674
RFM25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-687

ALPHA NUMERIC PRODUCT INDEX (Continued)

	PAGE
RFM5P12	5-153
RFM5P15	5-153
RFM6P08	5-157
RFM6P10	5-157
RFM8P08	5-166
RFM8P10	5-166
RFM10P12	5-170
RFM10P15	5-170
RFM12P08	5-174
RFM12P10	5-174
RFP2N08	4-578
RFP2N08L	6-35
RFP2N10	4-578
RFP2N10L	6-35
RFP2N12	4-582
RFP2N12L	6-39
RFP2N15	4-582
RFP2N15L	6-39
RFP2N18	4-586
RFP2N18L	6-43
RFP2N20	4-586
RFP2N20L	6-43
RFP3N45	4-590
RFP3N50	4-590
RFP4N05L	6-47
RFP4N06L	6-47
RFP4N35	4-602
RFP4N40	4-602
RFP4N100	4-606
RFP6N45	4-610
RFP6N50	4-610
RFP7N35	4-614
RFP7N40	4-614
RFP8N18	4-618
RFP8N18L	6-51
RFP8N20	4-618
RFP8N20L	6-51
RFP10N12	4-622
RFP10N12L	6-55
RFP10N15	4-622
RFP10N15L	6-55
RFP12N06RLE	6-59
RFP12N08	4-634
RFP12N08L	6-65
RFP12N10	4-634
RFP12N10L	6-65
RFP12N18	4-638
RFP12N20	4-638
RFP14N05	4-650
RFP14N05L	6-69
RFP15N05	4-655
RFP15N05L	6-74
RFP15N06	4-655

1
GENERAL
INFORMATION

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RFP15N06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-74
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor	10-35
RFP15N12	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-661
RFP15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-661
RFP17N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-82
RFP18N08	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-674
RFP18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-674
RFP22N10	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET)	4-678
RFP25N05	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET)	4-682
RFP25N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-86
RFP25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-687
RFP25N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (L ² FET)	6-91
RFP40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-715
RFP50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	4-728
RFP50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-96
RFP3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFP2P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-149
RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-149
RFP5P12	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-153
RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-153
RFP6P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-157
RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-157
RFP8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-161
RFP8P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-166
RFP8P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-166
RFP10P12	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-170
RFP10P15	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-170
RFP12P08	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-174
RFP12P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-174
RFP15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-178
RFP30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-187
RFP30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-192
RFW2N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (MegaFET)	10-29
RLP1N06CLE	Voltage Clamping - Current Limiting ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	10-37
RLP1N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-11
RLP5N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-22
RUR810	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
RUR815	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
RUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
RUR840	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
RUR850	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
RUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
RUR870	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
RUR880	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
RUR890	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
RUR8100	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
RUR1510	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
RUR1515	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
RUR1520	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
RUR1540	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
RUR1550	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
RUR1560	15A Ultrafast Diode With Soft Recovery Characteristic	12-14

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
RUR1590	15A Ultrafast Diode With Soft Recovery Characteristic	12-17
RUR15100	15A Ultrafast Diode With Soft Recovery Characteristic	12-17
RUR3010	30A Ultrafast Diode With Soft Recovery Characteristic	12-20
RUR3015	30A Ultrafast Diode With Soft Recovery Characteristic	12-20
RUR3020	30A Ultrafast Diode With Soft Recovery Characteristic	12-20
RUR3040	30A Ultrafast Diode With Soft Recovery Characteristic	12-23
RUR3050	30A Ultrafast Diode With Soft Recovery Characteristic	12-23
RUR3060	30A Ultrafast Diode With Soft Recovery Characteristic	12-23
RUR3070	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RUR3080	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RUR3090	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RUR30100	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RURD810	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-29
RURD815	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-29
RURD820	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-29
RUR1610CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
RUR1615CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
RUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
RURD1510	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
RURD1515	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
RURD1520	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
RURD1540	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
RURD1550	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
RURD1610	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-41
RURD1615	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-41
RURD1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-41
RURD3010	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-43
RURD3015	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-43
RURD3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-43
RURD3040	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-46
RURD3050	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-46
RURD3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-46
SP306	Intelligent Power 60V/30A High Side Switch	11-57
SP600	Half-Bridge 500 VDC Driver	11-60
SP601	Half-Bridge 500 VDC Driver	11-66
SP605	Intelligent Power Half-Bridge 500 VDC Driver	11-72
SP606	Intelligent Power Half-Bridge 600 VDC Driver	11-75
SP630	500 VDC 3 Phase Bridge Driver	11-78
TA13349	Transient Suppressor Protected Power Switch	10-44
TA14832	Dual 5V Regulator with Logic Controlled Startup for Automotive Applications	10-46
TA50060	1A High Side Driver with Over-Load Protection	10-49

1
 GENERAL INFORMATION

PRODUCT INDEX BY FAMILY

INSULATED GATE BIPOLAR TRANSISTORS	PAGE
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
HGTD6N40E1, S, HGTD6N50E1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTP6N40E1D, HGTP6N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-13 with Anti-Parallel Ultra-Fast Diode
HGTD10N40F1, S, HGTD10N50F1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTP10N40C1, E1, HGTP10N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-27 with Anti-Parallel Ultra-Fast Diode
HGTP10N40F1D, HGTP10N50F1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-32 with Anti-Parallel Ultra-Fast Diode
HGTH12N40C1, E1, HGTH12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-37 with Anti-Parallel Ultra-Fast Diode
HGTM12N40C1, E1, HGTM12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTG12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-42 with Anti-Parallel Ultra-Fast Diode
HGTM12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-47
HGTP12N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-51
HGTP15N40C1, E1 HGTP15N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-55
HGTH20N40C1, E1 HGTH20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-55
HGTH20N40C1D, E1D HGTH20N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-60 with Anti-Parallel Ultra-Fast Diode
HGTM20N40C1, E1 HGTM20N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-55
HGTG20N50C1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-65 with Anti-Parallel Ultra-Fast Diode
HGTG20N100D2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-70
HGTG24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-74
HGTG24N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-78 with Anti-Parallel Ultra-Fast Diode
HGTM24N60D1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-83
HGTA32N60E2 HGTG32N60E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-87 N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-91
 INTELLIGENT DISCRETES	
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode 8-3 Insulated Gate Bipolar Transistor (IGBT)
HGTA24N60D1C	Current Sensing N-Channel Enhancement-Mode 8-7 Insulated Gate Bipolar Transistor (IGBT)
RLP1N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power 8-11 Field-Effect Transistor
RFB18N10CS/ RFB18N10CSVM/ RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power 8-17 Field-Effect Transistor
RLP5N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power 8-22 Field-Effect Transistor

PRODUCT INDEX BY FAMILY (Continued)

INTELLIGENT POWER DRIVERS AND CONTROLLERS	PAGE
CA3242E Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic To High Current Loads	11-3
CA3262E, CA3262AQ/AE Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic To High Current Loads	11-7
CA3272Q Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output	11-12
CA3273 High-Side Driver	11-16
CA3274 Current Limiting Power Switch With Current Limiter Sense Flag	11-19
CA3275E Dual-H Driver	11-23
HV-1205 Single Chip Power Supply	11-27
HV-2405E Single Chip Power Supply	11-38
ICL7667 Dual Power MOSFET Driver	11-49
SP306 Intelligent Power 60V/30A High Side Switch	11-57
SP600 Half-Bridge 500 VDC Driver	11-60
SP601 Half-Bridge 500 VDC Driver	11-66
SP605 Intelligent Power Half-Bridge 500 VDC Driver	11-72
SP606 Intelligent Power Half-Bridge 600 VDC Driver	11-75
SP630 500 VDC 3 Phase Bridge Driver	11-78
LOGIC LEVEL POWER MOSFETS	
2N6901 N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-3
2N6902 N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-7
2N6903 N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-11
2N6904 N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-15
RFL1N08L, RFL1N10L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-19
RFL1N12L, RFL1N15L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-23
RFL1N18L, RFL1N20L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-27
RFL2N05L, RFL2N06L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-31
RFP2N08L, RFP2N10L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-35
RFP2N12L, RFP2N15L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-39
RFP2N18L, RFP2N20L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-43
RFP4N05L, RFP4N06L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-47
RFM8N18L/20L, RFP8N18L/20L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-51
RFM10N12L/15L, RFP10N12L/15L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-55
RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFM12N08L/10L, RFP12N08L/10L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-65
RFD14N05L/05LSM, RFP14N05L N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-69
RFM15N05L/06L, RFP15N05L/06L N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-74
RFD16N05L, RFD16N05LSM N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-78
RFP17N06L N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-82
RFP25N05L N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-86
RFP25N06L N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (L ² FET)	6-91
RFP50N05L, RFG50N05L N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-96
RFD3055RLE, RFD3055RLESM, RFP3055RLE N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59

1
 GENERAL INFORMATION

PRODUCT INDEX BY FAMILY (Continued)

N-CHANNEL POWER MOSFETS	PAGE
2N6755, 2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-5
2N6757, 2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-9
2N6759, 2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-13
2N6761, 2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-17
2N6763, 2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors 4-21
2N6765, 2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-25
2N6767, 2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors 4-29
2N6769, 2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors 4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor 4-87
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-131
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-148
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor 4-165
IRF120, IRF121, IRF122, IRF123	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-169
IRF130/131/132/133, IRF130R/131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-174
IRF140/141/142/143, IRF140R/141R/142R/143R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-179
IRF150/151/152/153, IRF150R/151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-184
IRF220, IRF221, IRF222, IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-189
IRF230/231/232/233, IRF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-194
IRF234, IRF235, IRF236, IRF237	N-Channel Power MOSFETs Avalanche Energy Rated 4-199
IRF240/241/242/243, IRF240R/241R/242R/243R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-204
IRF244, IRF245, IRF246, IRF247	N-Channel Power MOSFETs Avalanche Energy Rated 4-209
IRF250/251/252/253, IRF250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-214
IRF254, IRF255, IRF256, IRF257	N-Channel Power MOSFETs Avalanche Energy Rated 4-219

* R Suffix Types Only

PRODUCT INDEX BY FAMILY (Continued)

N-CHANNEL POWER MOSFETs (Continued)	PAGE
IRF320, IRF321, IRF322, IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-224
IRF330/331/332/333, IRF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-229
IRF340/341/342/343, IRF340R/341R/342R/343R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-234
IRF350/351/352/353, IRF350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-239
IRF360, IRF362	N-Channel Power MOSFETs Avalanche Energy Rated 4-244
IRF420, IRF421, IRF422, IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-249
IRF430/431/432/433, IRF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-254
IRF440/441/442/443, IRF440R/441R/442R/443R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-259
IRF450/451/452/453, IRF450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-264
IRF460, IRF462	N-Channel Power MOSFETs Avalanche Energy Rated 4-269
IRF510/511/512/513, IRF510R/511R/512R/513R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-274
IRF520/521/522/523, IRF520R/521R/522R/523R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-279
IRF530/531/532/533, IRF530R/531R/532R/533R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-284
IRF540/541/542/543, IRF540R/541R/542R/543R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-289
IRF610/611/612/613, IRF610R/611R/612R/613R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-294
IRF620/621/622/623, IRF620R/621R/622R/623R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-299
IRF624, IRF625, IRF626, IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-304
IRF630/631/632/633, IRF630R/631R/632R/633R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-309
IRF634, IRF635, IRF636, IRF637	N-Channel Power MOSFETs Avalanche Energy Rated 4-314
IRF640/641/642/643, IRF640R/641R/642R/643R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-319
IRF644, IRF645, IRF646, IRF647	N-Channel Power MOSFETs Avalanche Energy Rated 4-324
IRF710/711/712/713, IRF710R/711R/712R/713R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-329
IRF720/721/722/723, IRF720R/721R/722R/723R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-334
IRF730/731/732/733, IRF730R/731R/732R/733R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-339
IRF740/741/742/743, IRF740R/741R/742R/743R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-344
IRF820/821/822/823, IRF820R/821R/822R/823R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-349
IRF830/831/832/833, IRF830R/831R/832R/833R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-354
IRF840/841/842/843, IRF840R/841R/842R/843R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-359
IRFAC40R, IRFAC42R	N-Channel Power MOSFETs Avalanche Energy Rated 4-364
IRFBC40R, IRFBC42R	N-Channel Power MOSFETs Avalanche Energy Rated 4-370
IRFD110/111/112/113, IRFD110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-376
IRFD120/121/122/123, IRFD120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-381
IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-386

* R Suffix Types Only

1

GENERAL INFORMATION

PRODUCT INDEX BY FAMILY (Continued)

N-CHANNEL POWER MOSFETs (Continued)	PAGE
IRFD210/211/212/213, IRFD210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-391
IRFD220/221/222/223, IRFD220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-396
IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-401
IRFD310/311/312/313, IRFD310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-406
IRFD320/321/322/323, IRFD320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-411
IRFF110/111/112/113, IRFF110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-416
IRFF120/121/122/123, IRFF120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-421
IRFF130/131/132/133, IRFF130R/131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-426
IRFF210/211/212/213, IRFF210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-431
IRFF220/221/222/223, IRFF220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-436
IRFF230/231/232/233, IRFF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-441
IRFF310/311/312/313, IRFF310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-446
IRFF320/321/322/323, IRFF320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-451
IRFF330/331/332/333, IRFF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-456
IRFF420/421/422/423, IRFF420R/421R/422R/423R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-461
IRFF430/431/432/433, IRFF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-466
IRFP140R, IRFP141R, IRFP142R, IRFP143R	N-Channel Power MOSFETs Avalanche Energy Rated 4-471
IRFP150/151/152/153, IRFP150R/151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-476
IRFP240R, IRFP241R, IRFP242R, IRFP243R	N-Channel Power MOSFETs Avalanche Energy Rated 4-481
IRFP244R, IRFP245R, IRFP246R, IRFP247R	N-Channel Power MOSFETs Avalanche Energy Rated 4-486
IRFP250/251/252/253, IRFP250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-491
IRFP254R, IRFP255R, IRFP256R, IRFP257R	N-Channel Power MOSFETs Avalanche Energy Rated 4-496
IRFP340R, IRFP341R, IRFP342R, IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated 4-501
IRFP350/351/352/353, IRFP350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-506
IRFP360, IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated 4-511
IRFP440R, IRFP441R, IRFP442R, IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated 4-516
IRFP450/451/452/453, IRFP450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-521
IRFP460, IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated 4-526
IRFPC40R, IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated 4-531
IRFPG40, IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors 4-537

* R Suffix Types Only

PRODUCT INDEX BY FAMILY (Continued)

N-CHANNEL POWER MOSFETs (Continued)	PAGE
IRFR120, IRFR121, IRFU120, IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated 4-542
IRFR220/221/222, IRFU220/221/222	N-Channel Power MOSFETs Avalanche Energy Rated 4-547
IRFR320/321/322, IRFU320/321/322	N-Channel Power MOSFETs Avalanche Energy Rated 4-552
IRFR420/421/422, IRFU420/421/422	N-Channel Power MOSFETs Avalanche Energy Rated 4-557
RFL1N08, RFL1N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-562
RFL1N12, RFL1N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-566
RFL1N18, RFL1N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-570
RFL2N05, RFL2N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-574
RFP2N08, RFP2N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-578
RFP2N12, RFP2N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-582
RFP2N18, RFP2N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-586
RFM3N45, RFM3N50, RFP3N45, RFP3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-590
RFL4N12, RFL4N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-598
RFM4N35, RFM4N40, RFP4N35, RFP4N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-602
RFP4N100	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistor 4-606
RFM6N45, RFM6N50, RFP6N45, RFP6N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-610
RFM7N35, RFM7N40, RFP7N35, RFP7N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-614
RFM8N18, RFM8N20, RFP8N18, RFP8N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-618
RFM10N12, RFM10N15, RFP10N12, RFP10N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-622
RFH10N45, RFH10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-626
RFM10N45, RFM10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-630
RFM12N08, RFM12N10, RFP12N08, RFP12N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-634
RFM12N18, RFM12N20, RFP12N18, RFP12N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-638
RFH12N35, RFH12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-642
RFM12N35, RFM12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-646
RFD14N05, RFD14N05SM, RFP14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-650
RFM15N05, RFM15N06, RFP15N05, RFP15N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-655
RFM15N12, RFM15N15, RFP15N12, RFP15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-661
RFD16N05, RFD16N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-665
RFD16N10, RFD16N10SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-669
RFM18N08, RFM18N10, RFP18N08, RFP18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-674
RFP22N10	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-678
RFP25N05	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-682
RFM25N06, RFP25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-687
RFH25N18, RFH25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-691
RFK25N18, RFK25N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-695
RFH30N12, RFH30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-699
RFK30N12, RFK30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-703
RFH35N08, RFH35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-707

1
 GENERAL
 INFORMATION

PRODUCT INDEX BY FAMILY (Continued)

N-CHANNEL POWER MOSFETs (Continued)

	PAGE
RFK35N08, RFK35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-711
RFG40N10, RFP40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-715
RFH45N05, RFH45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-720
RFK45N05, RFK45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-724
RFP50N05, RFG50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-728
RFQ75N05E, RFH75N05E	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-733
RFA100N05E	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-738

P-CHANNEL POWER MOSFETs

2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-30
IRF9130, IRF9131, IRF9132, IRF9133	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-34
IRF9140, IRF9141, IRF9142, IRF9143	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-39
IRF9150, IRF9151	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-44
IRF9230, IRF9231, IRF9232, IRF9233	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-50
IRF9240, IRF9241, IRF9242, IRF9243	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-55
IRF9510, IRF9511, IRF9512, IRF9513	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-60
IRF9520, IRF9521, IRF9522, IRF9523	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-65
IRF9530, IRF9531, IRF9532, IRF9533	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-70
IRF9540, IRF9541, IRF9542, IRF9543	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-75
IRF9620, IRF9621, IRF9622, IRF9623	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-80
IRF9630, IRF9631, IRF9632, IRF9633	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-85
IRF9640, IRF9641, IRF9642, IRF9643	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-90
IRFD9110, IRFD9113	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-95
IRFD9120, IRFD9123	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-100
IRFD9220, IRFD9223	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-105
IRFF9120, IRFF9121, IRFF9122, IRFF9123	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-110
IRFF9130, IRFF9131, IRFF9132, IRFF9133	Avalanche Energy-Rated P-Channel Power MOSFETs 5-115
IRFF9220, IRFF9221, IRFF9222, IRFF9223	Avalanche Energy-Rated P-Channel Power MOSFETs 5-120
IRFF9230, IRFF9231, IRFF9232, IRFF9233	Avalanche Energy-Rated P-Channel Power MOSFETs 5-125
IRFP9140R/P9141R, IRFP9142R/P9143R	Avalanche Energy-Rated P-Channel Power MOSFETs 5-130
IRFP9150, IRFP9151	Avalanche Energy-Rated P-Channel Power MOSFETs 5-135
IRFP9240R/P9241R, IRFP9242R/P9243R	Avalanche Energy-Rated P-Channel Power MOSFETs 5-140
RFL1P08, RFL1P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-145

PRODUCT INDEX BY FAMILY (Continued)

P-CHANNEL POWER MOSFETs (Continued)		PAGE
RFP2P08, RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-149
RFM5P12, RFM5P15, RFP5P12, RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-153
RFM6P08, RFM6P10, RFP6P08, RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-157
RFD8P05/05SM, RFP8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-161
RFM8P08, RFM8P10, RFP8P08, RFP8P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-166
RFM10P12/M10P15, RFP10P12/P10P15	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-170
RFM12P08/M12P10, RFP12P08/P12P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-174
RFD15P05/05SM, RFP15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-178
RFH25P08/H25P10, RFK25P08/K25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors	5-183
RFG30P05, RFP30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-187
RFG30P06, RFP30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-192
RFG60P05E, RFG60P06E	P-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	5-197

PREVIEW PRODUCTS

HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	10-3
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	10-7
HV250	Half Bridge Complimentary MOSFET Driver	10-11
HV255	Half Bridge Complimentary MOSFET Driver	10-15
HV350	Half Bridge N-Channel MOSFET Driver	10-19
HV400	High Speed MOSFET Driver	10-23
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor	10-26
RFW2N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor	10-29
	(MegaFET)	
RFD3N08L, RFD3N08LSM	N-Channel Logic Level Power Field Effect Transistors	10-31
RFD4N06L, RFD4N06LSM	N-Channel Logic Level Power Field Effect Transistors	10-33
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor	10-35
RLP1N06CLE	Voltage Clamping - Current Limiting ESD Protected N-Channel Enhancement	10-37
	Mode Power Field-Effect Transistor	
TA13349	Transient Suppressor Protected Power Switch	10-44
TA14832	Dual 5V Regulator with Logic Controlled Startup for Automotive Applications	10-46
TA50060	1A High Side Driver with Over-Load Protection	10-49

ULTRA-FAST RECTIFIERS

MUR810, MUR815, MUR820 RUR810, RUR815, RUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
MUR840, MUR850, MUR860 RUR840, RUR850, RUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial	12-5
	Silicon Rectifiers	
MUR870E/880E/890E/8100E RUR870/880/890/8100	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR1510/1515/1520 RUR1510/1515/1520	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
MUR1540/1550/1560 RUR1540/1550/1560	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
RUR1570, RUR1580 RUR1590, RUR15100	15A Ultrafast Diode With Soft Recovery Characteristic	12-17
RUR3010/3015/3020	30A Ultrafast Diode With Soft Recovery Characteristic	12-20
RUR3040/3050/3060	30A Ultrafast Diode With Soft Recovery Characteristic	12-23
RUR3070/3080/3090/30100	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RURD810/815/820	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-29

1
GENERAL
INFORMATION

PRODUCT INDEX BY FAMILY (Continued)

ULTRA-FAST RECTIFIERS (Continued)

	PAGE
MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers 12-31
MUR3010CT, MUR3015CT, MUR3020CT, RURD1510, RURD1515, RURD1520	15A Ultrafast Dual Diode With Soft Recovery Characteristic 12-35
MUR3040CT, MUR3050CT, MUR3060CT, RURD1540, RURD1550, RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic 12-38
RURD1610/1615/1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers 12-41
RURD3010/3015/3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics 12-43
RURD3040/3050/3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics 12-46

POWER MOSFETS

2

INDUSTRY REPLACEMENT GUIDE

	PAGE
INDUSTRY REPLACEMENT GUIDE	2-3

2

INDUSTRY
REPLACEMENT GUIDE

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
2N6659	RFL2N05
2N6660	RFL2N06
2N6661	RFL1N10
2N6755	2N6755
2N6756	2N6756
2N6757	2N6757
2N6758	2N6758
2N6759	2N6759
2N6760	2N6760
2N6751	2N6761
2N6762	2N6762
2N6763	2N6763
2N6764	2N6764
2N6765	2N6765
2N6766	2N6766
2N6767	2N6767
2N6768	2N6768
2N6769	2N6769
2N6770	2N6770
2N6782	2N6782
2N6784	2N6784
2N6786	2N6782
2N6788	2N6788
2N6790	2N6790
2N6792	2N6792
2N6794	2N6794
2N6796	2N6796
2N6798	2N6798
2N6800	2N6800
2N6802	2N6802
2SJ101	RFP12P08
2SJ102	RFP12P08
2SJ112	2N6898
2SJ113	RFH25P10
2SJ127	RFP10P12
2SK294	IRF522
2SK295	IRF522
2SK296	IRF723
2SK308	RFM10N12
2SK310	IRF732
2SK311	RFM3N45
2SK312	IRF453
2SK313	IRF453
2SK319	IRF730
2SK345	IRF521
2SK346	IRF521
2SK349	RFH10N45
2SK382	RFP3N50
2SK383	RFP15N12
2SK398	RFM12N10
2SK401	IRF351
2SK408	RFP2N18
2SK409	RFP2N18
2SK412	RFH12N35
2SK428	RFP15N06
2SK440	IRF630
2SK512	IRF450
2SK549	RFP15N06
2SK550	RFP25N06
2SK551	RFP15N12
2SK552	RFP6N45
2SK553	RFP6N45
2SK556	RFH10N45
2SK557	RFH10N50
2SK558	RFH10N50
2SK561	RFM25N06
BSR80	RFP4N05
BSR81	IRF513
BSR82	RFP2N08
BSS93	IRFF212

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
BST90	RFL1N08
BUP60	RFM7N35
BUP61	IRF331
BUP62	RFM7N40
BUP63	IRF330
BUP64	RFM6N45
BUP65	IRF431
BUP66	RFM6N50
BUP67	IRF430
BUP68	RFM7N35
BUP69	RFM7N40
BUP70	RFM6N45
BUP71	RFM6N50
BUZ10	RFP25N05
BUZ10B	IRF533
BUZ11A	RFP25N05
BUZ14	RFK45N05
BUZ14A	IRF153
BUZ14C	IRF131
BUZ14D	IRF133
BUZ15	RFK45N05
BUZ17	RFK45N05
BUZ20	RFP12N10
BUZ20A	IRF532
BUZ20B	IRF520
BUZ21	RFP18N10
BUZ23	RFM12N10
BUZ23A	IRF130
BUZ23B	IRF152
BUZ24	RFK35N10
BUZ25	RFM18N10
BUZ30	IRF632
BUZ32	IRF630
BUZ32A	IRF631
BUZ32B	IRF632
BUZ32C	IRF633
BUZ33	IRF220
BUZ33A	IRF232
BUZ33B	IRF233
BUZ34	IRF240
BUZ35	IRF230
BUZ35A	IRF231
BUZ36	IRF240
BUZ40	IRF822
BUZ41A	IRF830
BUZ41B	IRF431
BUZ42	IRF832
BUZ42A	IRF833
BUZ42B	IRF820
BUZ42C	IRF821
BUZ42D	IRF822
BUZ43	IRF422
BUZ44A	IRF430
BUZ44B	IRF831
BUZ45	RFM10N50
BUZ45A	RFM10N50
BUZ45B	IRF452
BUZ46	IRF432
BUZ46A	IRF433
BUZ46B	IRF821
BUZ60	IRF730
BUZ60A	IRF731
BUZ60B	IRF732
BUZ60C	IRF733
BUZ60D	IRF720
BUZ63	IRF330
BUZ63A	IRF331
BUZ63B	IRF332
BUZ63C	IRF333
BUZ63D	IRF730

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
BUZ64	IRF352
BUZ67	IRF352
BUZ71	RFP25N05
BUZ71A	RFP25N05
BUZ72	RFP12N10
BUZ72A	IRF532
BUZ73	IRF630
BUZ73A	IRF632
BUZ74	IRF820
BUZ74A	IRF822
BUZ76	IRF720
BUZ76A	IRF732
BUZ201	IRF352
BUZ210	RFM10N50
BUZ211	RFM10N50
BUZ351	RFH12N40
BUZ353	RFH10N50
BUZ354	RFH10N50
D82AK2	IRFD1Z1
D82AL2	IRFD1Z0
D82AM2	IRFD2Z1
D82AN2	IRFD2Z0
D84BK1	IRF511
D84BK2	IRF511
D84BL1	IRF510
D84BL2	IRF510
D84BM1	IRF611
D84BM2	IRF611
D84BN1	IRF610
D84BN2	IRF610
D84BQ1	IRF723
D84BQ2	IRF722
D84CK1	IRF521
D84CK2	IRF521
D84CL1	IRF520
D84CL2	IRF520
D84CM1	IRF621
D84CM2	IRF621
D84CN1	IRF620
D84CN2	IRF620
D84CQ1	IRF721
D84CQ2	IRF720
D84CR1	IRF821
D84CR2	IRF820
D84DK1	IRF531
D84DK2	IRF531
D84DL1	IRF530
D84DL2	IRF530
D84DM1	IRF631
D84DM2	IRF631
D84DN1	IRF630
D84DN2	IRF630
D84DQ1	IRF731
D84DQ2	IRF730
D84DR1	IRF831
D84DR2	IRF830
D84EM1	IRF641
D84EM2	IRF641
D86DK1	IRF131
D86DK2	IRF131
D86DL1	IRF130
D86DL2	IRF130
D86DM1	RFM10N12
D86DM2	IRF631
D86DN1	IRF230
D86DN2	IRF230
D86DQ1	IRF331
D86DQ2	IRF330
D86DR1	IRF431
D86DR2	IRF430

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
D86EM1	IRF241	GF14B55	IRFF230R	IRF611	IRF611
D86EM2	IRF241	GF14D14	IRFF310R	IRF612	IRF612
D86EN1	IRF240	GF14D25	IRFF320R	IRF613	IRF613
D86EN2	IRF240	GF14D35	IRFF330R	IRF620	IRF620
D86FK1	RFK45N05	GF14E16	IRFF420R	IRF621	IRF621
D86FK2	RFK45N06	GF14E28	IRFF430R	IRF622	IRF622
D86FL1	RFK35N08	IRF120	IRF120	IRF623	IRF623
D86FL2	IRF150	IRF121	IRF121	IRF630	IRF630
D86FM1	IRF251	IRF122	IRF122	IRF631	IRF631
D86FM2	IRF251	IRF123	IRF123	IRF632	IRF632
D86FN1	IRF250	IRF130	IRF130	IRF633	IRF633
D86FN2	IRF250	IRF131	IRF131	IRF641	IRF641
D86FQ1	IRF351	IRF132	IRF132	IRF643	IRF643
D86FQ2	IRF350	IRF133	IRF133	IRF710	IRF722
D86FR1	IRF451	IRF150	IRF150	IRF711	IRF723
D86FR2	IRF450	IRF151	IRF151	IRF712	IRF722
D88FK1	IRFP151	IRF152	IRF152	IRF713	IRF722
D88FK2	IRFP151	IRF153	IRF153	IRF720	IRF720
D88FL1	IRFP150	IRF220	IRF220	IRF721	IRF721
D88FL2	IRFP150	IRF221	IRF221	IRF722	IRF722
D88FM1	IRFP251	IRF222	IRF222	IRF723	IRF723
D88FM2	IRFP251	IRF223	IRF223	IRF730	IRF730
D88FN1	IRFP250	IRF230	IRF230	IRF731	IRF731
D88FN2	IRFP250	IRF231	IRF231	IRF732	IRF732
D88FQ1	IRFP351	IRF232	IRF232	IRF733	IRF733
D88FQ2	IRFP350	IRF233	IRF233	IRF820	IRF820
D88FR1	IRFP451	IRF240	IRF240	IRF821	IRF821
D88FR2	IRFP450	IRF241	IRF241	IRF822	IRF822
GF2A10	IRFD110R	IRF243	IRF243	IRF823	IRF823
GF2A13	IRFD120R	IRF250	IRF250	IRF830	IRF830
GF2B06	IRFD210R	IRF251	IRF251	IRF831	IRF831
GF2B08	IRFD220R	IRF252	IRF252	IRF832	IRF832
GF2D04	IRFD310R	IRF253	IRF253	IRF833	IRF833
GF2D05	IRFD320R	IRF320	IRF320	IRF9130	RFM12P10
GF4A4	IRF510R	IRF321	IRF321	IRF9131	RFM12P08
GF4A8	IRF520R	IRF322	IRF322	IRF9132	RFM8P10
GF4A14	IRF530R	IRF323	IRF323	IRF9133	RFM8P08
GF4A27	IRF540R	IRF330	IRF330	IRF9140	RFK25P10
GF4B2	IRF610R	IRF331	IRF331	IRF9141	RFK25P08
GF4B5	IRF620R	IRF332	IRF332	IRF9142	RFM12P10
GF4B9	IRF630R	IRF333	IRF333	IRF9143	RFM12P08
GF4B18	IRF640R	IRF350	IRF350	IRF9231	RFM10P15
GF4D1	IRF710R	IRF351	IRF351	IRF9233	RFM5P15
GF4D3	IRF720R	IRF352	IRF352	IRF9241	RFM10P15
GF4D5	IRF730R	IRF353	IRF353	IRF9242	RFM10P15
GF4D10	IRF740R	IRF420	IRF420	IRF9510	RFP5P12
GF4E2	IRF820R	IRF421	IRF421	IRF9511	RFP5P12
GF4E4	IRF830R	IRF422	IRF422	IRF9512	RFP5P12
GF4E8	IRF840R	IRF423	IRF423	IRF9513	RFD5P12
GF6A14	IRF130R	IRF430	IRF430	IRF9520	RFP6P10
GF6A27	IRF140R	IRF431	IRF431	IRF9521	RFP6P08
GF6A40	IRF150R	IRF432	IRF432	IRF9522	RFP6P10
GF6B9	IRF230R	IRF433	IRF433	IRF9523	RFP6P08
GF6B18	IRF240R	IRF450	IRF450	IRF9530	RFP12P10
GF6B30	IRF250R	IRF451	IRF451	IRF9531	RFP12P08
GF6D5	IRF330R	IRF452	IRF452	IRF9532	RFP8P10
GF6D10	IRF340R	IRF453	IRF453	IRF9533	RFP8P08
GF6D15	IRF350R	IRF510	IRF510	IRF9542	RFP12P10
GF6E4	IRF430R	IRF511	IRF511	IRF9543	RFP12P08
GF6E8	IRF440R	IRF512	IRF512	IRF9611	RFP5P15
GF6E13	IRF450R	IRF513	IRF513	IRF9613	RFP5P15
GF8A40	IRFP150R	IRF520	IRF520	IRF9621	RFP6P08
GF8B30	IRFP250R	IRF521	IRF521	IRF9623	RFP6P08
GF8D15	IRFP350R	IRF522	IRF522	IRF9631	RFP12P08
GF8E13	IRFP450R	IRF523	IRF523	IRF9633	RFP12P08
GF14A35	IRFF110R	IRF530	IRF530	IRF9641	RFP10P15
GF14A60	IRFF120R	IRF531	IRF531	IRF9643	RFP10P15
GF14A80	IRFF130R	IRF532	IRF532	IRFD120	IRFD120
GF14B22	IRFF210R	IRF533	IRF533	IRFD121	IRFD121
GF14B35	IRFF220R	IRF610	IRF610	IRFD122	IRFD122

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IRFD1Z3	IRFD1Z3
IRFF110	IRFF110
IRFF111	IRFF111
IRFF112	IRFF112
IRFF113	IRFF113
IRFF120	IRFF120
IRFF121	IRFF121
IRFF122	IRFF122
IRFF123	IRFF123
IRFF130	IRFF130
IRFF131	IRFF131
IRFF132	IRFF132
IRFF133	IRFF133
IRFF210	IRFF210
IRFF211	IRFF211
IRFF212	IRFF212
IRFF213	IRFF213
IRFF220	IRFF220
IRFF221	IRFF221
IRFF222	IRFF222
IRFF223	IRFF223
IRFF230	IRFF230
IRFF231	IRFF231
IRFF232	IRFF232
IRFF233	IRFF233
IRFF320	IRFF320
IRFF321	IRFF321
IRFF322	IRFF322
IRFF323	IRFF323
IRFF330	IRFF330
IRFF331	IRFF331
IRFF332	IRFF332
IRFF333	IRFF333
IRFF420	IRFF420
IRFF421	IRFF421
IRFF422	IRFF422
IRFF423	IRFF423
IRFF430	IRFF430
IRFF431	IRFF431
IRFF432	IRFF432
IRFF433	IRFF433
IRFZ20	RFP25N05
IRFZ22	RFP25N05
IRFZ32	RFP25N05
IVN5000TND	RFL2N05
IVN5000TNE	RFL2N06
IVN5000TNF	RFL1N08
IVN5000TNH	RFL1N10
IVN5000SND	RFL2N05
IVN5000SNE	RFL2N06
IVN5000SNF	RFL1N08
IVN5000SNH	RFL1N10
IVN5001TND	RFL2N05
IVN5001TNE	RFL2N06
IVN5001TNF	RFL1N08
IVN5001TNH	RFL1N10
IVN5001SND	RFL2N05
IVN5001SNE	RFL2N06
IVN5001SNF	RFL1N08
IVN5001SNH	RFL1N10
IVN5200HND	IRF523
IVN5200HNE	IRF523
IVN5200HNF	IRF522
IVN5200HNH	IRF522
IVN5200KND	IRF123
IVN5200KNE	IRF123
IVN5200KNF	IRF122
IVN5200KNH	IRF122
IVN5200TND	IRFF123
IVN5200TNE	IRFF123

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IVN5200TNF	IRFF122
IVN5200TNH	IRFF122
IVN5201CND	IRF523
IVN5201CNE	IRF523
IVN5201CNF	IRF522
IVN5201CNH	IRF522
IVN5201KND	IRF123
IVN5201KNE	IRF123
IVN5201KNF	IRF122
IVN5201KNH	IRF122
IVN5201TND	IRFF123
IVN5201TNE	IRFF123
IVN5201TNF	IRFF122
IVN5201TNH	IRFF122
IVN6000CNE	IRF523
IVN6000CNF	IRF522
IVN6000CNH	IRF522
IVN6000CNR	IRF722
IVN6000CNS	IRF722
IVN6000CNT	IRF821
IVN6000CNU	IRF822
IVN6000KNE	IRF123
IVN6000KNF	IRF122
IVN6000KNH	IRF122
IVN6000KND	IRF122
IVN6000KNE	IRF322
IVN6000KNF	IRF322
IVN6000KNS	IRF322
IVN6000KNT	IRF421
IVN6000KNU	IRF422
IVN6000TNE	IRFF113
IVN6000TNF	IRFF112
IVN6000TNH	IRFF112
IVN6000TNS	IRFF322
IVN6000TND	IRFF322
IVN6000TNE	IRFF322
IVN6000TNS	IRFF423
IVN6000TND	IRFF422
IVN6001CNE	IRF523
IVN6001CNF	IRF522
IVN6001CNH	IRF522
IVN6001KNE	IRF123
IVN6001KNF	IRF122
IVN6001KNH	IRF122
IVN6001TNE	IRFF113
IVN6001TNF	IRFF112
IVN6001TNH	IRFF112
IVN6002CND	IRF523
IVN6002KND	IRF123
IVN6002TND	IRFF113
IVN6100TNS	IRFF312
IVN6100TNT	IRFF423
IVN6100TNU	IRFF423
IVN6200ANE	IRF531
IVN6200ANF	RFP12N08
IVN6200ANH	RFP12N10
IVN6200ANM	RFP8N20
IVN6200ANP	RFP8N20
IVN6200ANS	IRF732
IVN6200ANT	IRF831
IVN6200ANU	IRF830
IVN6200CND	IRF521
IVN6200CNE	IRF533
IVN6200CNF	IRF532
IVN6200CNH	IRF532
IVN6200CNP	RFP8N20
IVN6200CNP	RFP8N20
IVN6200CNR	RFP4N40
IVN6200CNS	IRF730
IVN6200CNT	IRF831
IVN6200CNU	IRF831
IVN6200KNE	IRF133
IVN6200KNF	IRF132

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
IVN6200KNH	IRF132
IVN6200KNM	RFM8N20
IVN6200KNP	IRF353
IVN6200KNR	RFM4N40
IVN6200KNS	IRF332
IVN6200KNT	IRF431
IVN6200KNU	IRF432
IVN6300SNE	RFL2N06
IVN6300SNF	RFL1N08
IVN6300SNH	RFL1N10
IVN6300SNM	RFL1N20
IVN6300SNP	IRFF313
IVN6300SNS	IRFF312
IVN6300SNT	IRFF423
IVN6300SNU	IRFF422
IVN6660	RFL1N08
IVN6661	RFL1N08
MTH7N45	RFH10N45
MTH7N50	RFH10N50
MTH8N35	RFH12N35
MTH8N40	RFH12N40
MTH15N12	IRF251
MTH15N15	IRF251
MTH15N18	RFH25N18
MTH15N20	RFH25N20
MTH25N08	RFK35N08
MTH25N10	RFH35N10
MTM2N45	RFM3N45
MTM2N50	RFM3N50
MTM3N35	RFM4N35
MTM3N40	RFM4N40
MTM4N45	2N672
MTM4N50	2N672
MTM5N18	RFM5N18
MTM5N20	RFM8N20
MTM5N35	IRF330
MTM5N40	IRF330
MTM7N12	RFM8N18
MTM7N15	RFM8N18
MTM7N18	IRF232
MTM7N20	RFM8N20
MTM7N45	RFM10N45
MTM7N50	RFM10N50
MTM8N08	2N6757
MTM8N10	2N6758
MTM8N12	2N6757
MTM8N15	2N6757
MTM8N18	RFM8N18
MTM8N20	RFM8N20
MTM10N05	RFM15N05
MTM10N06	RFM15N06
MTM10N08	RFM12N08
MTM10N10	RFM12N10
MTM10N12	RFM10N12
MTM10N15	RFM10N15
MTM12N05	RFM15N05
MTM12N06	RFM15N06
MTM12N08	RFM12N08
MTM12N10	RFM12N10
MTM12N12	IRF230
MTM12N15	IRF230
MTM12N18	RFM12N18
MTM12N20	RFM12N20
MTM15N05	RFM15N05
MTM15N06	RFM15N06
MTM15N12	RFM15N12
MTM15N15	RFM15N15
MTM15N18	RFK25N18
MTM15N20	RFK25N20
MTM15N35	RFM12N35

2
INDUSTRY REPLACEMENT GUIDE

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
MTM15N40	RFM12N40	MTP25N06	RFP25N06	PM509P	IRF523
MTM15N45	IRF450	MTP8P08	RFP8P08	PM510P	IRF521
MTM15N50	IRF451	MTP8P10	RFP8P10	PM512M	IRF131
MTM20N08	RFM18N08	NOS100B	RFL1N15	PM512P	IRF531
MTM20N10	RFM18N10	NOS101B	RFL1N12	PM604P	IRF511
MTM20N12	RFK30N12	NOS102B	RFL1N08	PM605P	IRF523
MTM20N15	RFK30N15	PA40N200LM	IRF131	PM608M	IRF121
MTM25N05	RFM25N05	PA40N200LT	IRF531	PM608P	IRF521
MTM25N06	RFM25N06	PA40N200SM	IRF131	PM609P	IRF521
MTM25N08	RFK35N08	PA40N200ST	IRF531	PM610P	IRF521
MTM25N10	RFK35N10	PA40N280LM	IRF132	PM612M	IRF131
MTM35N05	RFK45N05	PA40N280LT	IRF532	PM612P	IRF531
MTM35N06	RFK45N06	PA40N280SM	IRF132	PM614M	IRF131
MTM40N18	IRF250	PA40N280ST	IRF532	PM614P	IRF531
MTM40N20	IRF250	PA40N300LM	IRF121	PM804P	IRF510
MTM45N12	RFK30N12	PA40N300LT	IRF521	PM805P	IRF522
MTM45N15	RFK30N15	PA40N300SM	IRF121	PM808M	RFM12N08
MTM8P08	RFM8P08	PA40N300ST	IRF521	PM808P	RF12N08
MTM8P10	RFM8P10	PA75N150LM	RFM15N06	PM814M	IRF131
MTP1N45	RFP3N45	PA75N150LT	RFP15N06	PM814P	IRF531
MTP1N50	RFP3N50	PA75N150SM	RFM15N06	PM1003P	IRF512
MTP2N18	RFP2N18	PA75N150ST	RFP15N06	PM1004P	IRF510
MTP2N20	RFP2N20	PA125N40LM	RFK45N06	PM1006M	IRF122
MTP2N25	IRF721	PA125N40LP	RFK45N06	PM1006P	IRF522
MTP2N35	RFP4N35	PA125N40SM	RFK45N06	PM1010M	RFM12N10
MTP2N40	RFP4N40	PA125N60LM	RFH45N06	PM1010P	RF12N10
MTP2N45	RFP3N45	PA125N60LP	RFH45N06	PM1203P	IRF621
MTP2N50	RFP3N50	PA125N60SM	RFK45N06	PM1204P	IRF631
MTP3N12	IRF623	PA125N60SP	RFH45N06	PM1206M	RFM10N12
MTP3N15	IRF623	PB40N400LM	IRF122	PM1206P	RFP10N12
MTP3N35	RFP3N45	PB40N400LT	IRF522	PM1210M	RFM15N12
MTP3N40	RFP3N50	PB40N400SM	IRF122	PM1210P	RFP15N12
MTP4N08	IRF510	PB40N400ST	IRF522	PM1503P	IRF623
MTP4N10	IRF510	PB75N180LM	IRF130	PM1504P	IRF623
MTP4N45	RFP6N45	PB75N180LT	IRF530	PM1506M	IRF631
MTP4N50	RFP6N50	PB75N180SM	IRF130	PM1506P	IRF231
MTP5N05	RFP6P08	PB75N180ST	IRF530	PM1510M	RFM10N15
MTP5N06	RFP6P08	PB125N60LM	IRF150	PM1510P	RFP10N15
MTP5N18	RFP8N18	PB125N60LP	RFH35N10	SEF120	IRF120
MTP5N20	RFP8N20	PB125N60SM	IRF150	SEF121	IRF121
MTP5N35	RFP7N35	PB125N60SP	RFH35N10	SEF122	IRF122
MTP5N40	RFP7N40	PB125N80LM	IRF152	SEF123	IRF123
MTP7N12	RFP8N18	PB125N80LP	RFH35N10	SEF130	IRF130
MTP7N15	RFP8N18	PB125N80SM	IRF152	SEF131	IRF131
MTP7N18	RFP8N18	PB125N80SP	RFH35N10	SEF132	IRF132
MTP7N20	RFP8N20	PC40N500LM	IRF231	SEF133	IRF133
MTP8N08	RFP8N18	PC40N500LT	IRF631	SEF150	IRF150
MTP8N10	RFP8N18	PC40N500SM	IRF231	SEF151	IRF151
MTP8N12	RFP10N12	PC40N500ST	IRF631	SEF152	IRF152
MTP8N15	RFP10N15	PC40N800LM	IRF221	SEF153	IRF153
MTP8N18	RFP8N18	PC40N800LT	IRF621	SEF220	IRF220
MTP8N20	RFP8N20	PC40N800SM	IRF221	SEF221	IRF221
MTP10N05	RFP15N05	PC40N800ST	IRF621	SEF222	IRF222
MTP10N06	RFP15N06	PC75N250LM	IRF243	SEF223	IRF223
MTP10N08	RFP12N08	PC75N250LT	IRF643	SEF230	IRF230
MTP10N10	RFP12N10	PC75N250SM	IRF243	SEF231	IRF231
MTP10N12	RFP10N12	PC75N250ST	IRF643	SEF232	IRF232
MTP10N15	RFP10N15	PC75N400LM	IRF231	SEF233	IRF233
MTP12N05	RFP15N05	PC75N400LT	IRF631	SEF240	IRF240
MTP12N06	RFP15N06	PC75N400SM	IRF231	SEF241	IRF241
MTP12N08	RFP12N08	PC75N400ST	IRF631	SEF243	IRF243
MTP12N10	RFP12N10	PC125N130LM	IRF253	SEF320	IRF320
MTP12N18	RFP12N18	PC125N130LP	RFH30N15	SEF321	IRF321
MTP12N20	RFP12N20	PC125N130SM	IRF253	SEF322	IRF322
MTP15N05	RFP15N05	PC125N130SP	RFH30N15	SEF323	IRF323
MTP15N06	RFP15N06	PC125N180LM	IRF241	SEF330	IRF330
MTP15N12	RFP15N12	PC125N180LP	RFH30N15	SEF331	IRF331
MTP15N15	RFP15N15	PC125N180LT	IRF641	SEF332	IRF332
MTP20N08	RFP18N08	PC125N180SM	IRF241	SEF333	IRF333
MTP25N05	RFP25N05	PC125N180SP	RFH30N15	SEF420	IRF420

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
SEF421	IRF421	SEFM7N45	RFK10N45	SGSP317	IRF632
SEF422	IRF422	SEFM7N50	RFK10N50	SGSP319	IRF820
SEF423	IRF423	SEFM8N18	IRF230	SGSP321	RFP15N06
SEF430	IRF430	SEFM8N20	IRF230	SGSP322	RFP15N05
SEF431	IRF431	SEFM10N05	IRF133	SGSP330	IRF821
SEF432	IRF432	SEFM10N06	IRF133	SGSP331	IRF722
SEF433	IRF433	SEFM10N08	IRF120	SGSP332	IRF723
SEF510	IRF510	SEFM10N10	IRF120	SGSP351	IRF522
SEF511	IRF511	SEFM12N05	IRF131	SGSP352	IRF522
SEF512	IRF512	SEFM12N06	IRF131	SGSP354	IRF823
SEF513	IRF513	SEFM12N08	RFM12N08	SGSP357	IRF521
SEF520	IRF520	SEFM12N10	RFM12N10	SGSP358	IRF521
SEF521	IRF521	SEFM15N05	RFM15N05	SGSP361	RFP15N05
SEF522	IRF522	SEFM15N06	RFM15N06	SGSP362	RFP18N08
SEF523	IRF523	SEFM15N18	RFK25N18	SGSP364	IRF831
SEF530	IRF530	SEFM15N20	RFK25N20	SGSP365	IRF730
SEF531	IRF531	SEFM25N05	RFM25N05	SGSP366	IRF731
SEF532	IRF532	SEFM25N06	RFM25N06	SGSP367	RFP12N20
SEF533	IRF533	SEFM25N08	RFK35N08	SGSP369	IRF830
SEF620	IRF620	SEFM25N10	RFK35N10	SGSP381	RFP25N06
SEF621	IRF621	SEFM35N05	FRK45N05	SGSP382	RFP25N05
SEF622	IRF620	SEFM35N06	RFK45N06	SGSP422	RFH45N08
SEF623	IRF623	SEFP2N45	IRF823	SGSP461	RFH35N10
SEF630	IRF620	SEFP3N35	IRF323	SGS462	RFH35N08
SEF631	IRF631	SEFP3N40	IRF322	SGSP463	RFH12N35
SEF632	IRF632	SEFP4N45	IRF831	SGSP464	RFH10N45
SEF633	IRF633	SEFP4N50	IRF830	SGSP465	RFH12N40
SEF710	IRF722	SEFP5N05	IRF123	SGSP466	RFH12N35
SEF711	IRF723	SEFP5N06	IRF123	SGSP467	RFH12N35
SEF712	IRF722	SEFP5N18	RFP8N18	SGSP469	RFH10N50
SEF713	IRF722	SEFP5N20	RFP8N20	SGSP471	RFH35N10
SEF720	IRF720	SEFP5N35	IRF331	SGSP472	RFH35N08
SEF721	IRF721	SEFP5N40	IRF330	SGSP474	RFH10N45
SEF722	IRF722	SEFP8N18	RFP12N18	SGSP475	RFH12N40
SEF723	IRF723	SEFP8N20	RFP12N10	SGSP476	RFH12N35
SEF730	IRF730	SEFP10N05	IRF133	SGSP477	RFH25N20
SEF731	IRF731	SEFP10N06	IRF133	SGSP479	RFH10N50
SEF732	IRF732	SEFP10N08	RFP12N08	SGSP481	RFH35N08
SEF733	IRF733	SEFP10N10	RFP12N10	SGSP482	RFH35N08
SEF820	IRF820	SEFP12N05	RFP15N05	SGSP491	RFH45N06
SEF821	IRF821	SEFP12N06	RFP15N06	SGSP492	RFH45N05
SEF822	IRF822	SEFP12N08	RFP12N08	SGSP511	IRF120
SEF823	IRF823	SEFP12N10	RFP12N10	SGSP512	IRF120
SEF830	IRF830	SEFP15N05	RFP15N05	SGSP516	IRF331
SEF831	IRF831	SEFP15N06	RFP15N06	SGSP517	IRF232
SEF832	IRF832	SEFP25N05	RFP25N05	SGSP519	IRF420
SEF833	IRF833	SEFP25N06	RFP25N06	SGSP530	IRF421
SEFF120	IRFF120	SGSP101	IRFF110	SGSP531	IRF322
SEFF121	IRFF121	SGSP102	RFL1N08	SGSP532	IRF323
SEFF122	IRFF122	SGSP111	IRFF120	SGSP561	RFM18N10
SEFF123	IRFF123	SGSP112	IRFF120	SGSP562	RFM18N08
SEFH7N45	RFH10N45	SGSP116	IRFF230	SGSP563	IRF353
SEFH7N50	RFH10N50	SGSP117	IRFF330	SGSP564	IRF431
SEFH8N35	RFH12N35	SGSP119	IRFF430	SGSP565	IRF330
SEFH8N40	RFH12N40	SGSP121	IRFF131	SGSP566	IRF331
SEFH15N18	RFH25N18	SGSP122	IRFF131	SGSP567	RFM12N20
SEFH15N20	RFH25N20	SGSP130	IRFF421	SGSP569	IRF430
SEFH25N08	RFH35N08	SGSP131	IRFF322	SGSP571	RFK35N10
SEFH25N10	RFH35N10	SGSP132	IRFF323	SGSP572	RFK35N08
SEFH35N05	RFH45N05	SGSP139	IRFF420	SGSP573	IRF351
SEFH35N06	RFH45N06	SGSP151	IRFF122	SGSP574	RFM10N45
SEFM2N45	IRF423	SGSP152	IRFF122	SGSP577	RFH25N20
SEFM3N35	IRF323	SGSP154	IRFF423	SGSP579	RFM10N50
SEFM3N40	IRF322	SGSP157	IRFF121	SGSP581	RFK45N06
SEFM4N45	IRF431	SGSP158	IRFF121	SGSP582	RFK45N05
SEFM4N50	IRF430	SGSP301	RFP2N10	SGSP591	RFK45N06
SEFM5N18	RFM8N18	SGSP302	RFP2N10	SGSP592	RFK45N05
SEFM5N20	RFM8N20	SGSP311	IRF520	TN0106N2	RFL1N08
SEFM5N35	RFM7N35	SGSP312	IRF520	TN0110N2	RFL1N10
SEFM5N40	RFM7N40	SGSP316	IRF723	TN0520N2	RFL1N20

2
INDUSTRY REPLACEMENT GUIDE

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE	INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
UNF120	IRF120	UFN623	IRF623	VN10KE	IRFF113
UNF121	IRF121	UFN630	IRF630	VN30AB	RFL2N05
UNF122	IRF122	UFN631	IRF631	VN35AA	IRF513
UNF123	IRF123	UFN632	IRF632	VN35AB	RFL2N05
UNF130	IRF130	UFN633	IRF633	VN35AK	RFL2N05
UNF131	IRF131	UFN641	IRF641	VN40AD	IRF513
UNF132	IRF132	UFN643	IRF643	VN46AD	IRF513
UNF133	IRF133	UFN710	IRF722	VN64GA	IRF133
UNF150	IRF150	UFN711	IRF723	VN66AD	IRF513
UNF151	IRF151	UFN712	IRF722	VN66AK	RFL2N06
UNF152	IRF152	UFN713	IRF723	VN67AA	IRF513
UNF153	IRF153	UFN720	IRF720	VN67AB	RFL2N06
UNF220	IRF220	UFN721	IRF721	VN67AD	IRF513
UNF221	IRF221	UFN722	IRF722	VN67AK	RFL2N06
UNF222	IRF222	UFN723	IRF723	VN88AD	IRF510
UNF223	IRF223	UFN730	IRF730	VN89AB	RFL1N08
UFN230	IRF230	UFN731	IRF731	VN89AD	IRF512
UFN231	IRF231	UFN732	IRF732	VN90AA	IRF512
UNF232	IRF232	UFN733	IRF733	VN90AB	RFL1N10
UFN233	IRF233	UFN820	IRF820	VN98AK	RFL1N10
UFN240	IRF240	UFN821	IRF821	VN99AA	IRF512
UFN241	IRF241	UFN822	IRF822	VN99AK	RFL1N10
UFN243	IRF243	UFN823	IRF823	VN0104N2	RFL1N08
UFN250	IRF250	UFN830	IRF830	VN0104N5	IRF513
UFN251	IRF251	UFN831	IRF831	VN0106N2	RFL1N08
UFN252	IRF252	UFN832	IRF832	VN0106N5	IRF513
UFN253	IRF253	UFN833	IRF833	VN0109N2	RFL1N10
UFN320	IRF320	UFNF432	IRFF432	VN0109N4	IRFF112
UFN321	IRF321	UFNF433	IRFF433	VN0109N5	RFP2N10
UFN322	IRF322	UFNF110	IRFF110	VN0110N2	IRFF112
UFN323	IRF323	UFNF111	IRFF111	VN0110N5	IRF512
UFN330	IRF330	UFNF112	IRFF112	VN0114N2	IRFF223
UFN331	IRF331	UFNF113	IRFF113	VN0114N5	IRF611
UFN332	IRF332	UFNF120	IRFF120	VN0116N2	RFL1N18
UFN333	IRF333	UFNF121	IRFF121	VN0116N5	RFP2N18
UFN350	IRF350	UFNF122	IRFF122	VN0120N2	RFL1N20
UFN351	IRF351	UFNF123	IRFF123	VN0120N5	RFP2N20
UFN352	IRF352	UFNF130	IRFF130	VN0204N2	RFL2N05
UFN353	IRF353	UFNF131	IRFF131	VN0204N5	IRF513
UFN420	IRF420	UFNF132	IRFF132	VN0206N2	RFL2N06
UFN421	IRF421	UFNF133	IRFF133	VN0206N5	IRF513
UFN422	IRF422	UFNF210	IRFF210	VN0210N2	RFL1N10
UFN423	IRF423	UFNF211	IRFF211	VN0210N5	IRF512
UFN430	IRF430	UFNF212	IRFF212	VN0215N2	IRFF231
UFN431	IRF431	UFNF213	IRFF213	VN0215N5	IRF633
UFN432	IRF432	UFNF220	IRFF220	VN0216N2	RFL1N18
UFN433	IRF433	UFNF221	IRFF221	VN0216N5	RFP2N18
UFN450	IRF450	UFNF222	IRFF222	VN0220N2	RFL1N20
UFN451	IRF451	UFNF223	IRFF223	VN0220N5	RFP2N20
UFN452	IRF452	UFNF230	IRFF230	VN0300B	RFL2N05
UFN453	IRF453	UFNF231	IRFF231	VN0300D	RFP4N05
UFN510	IRF510	UFNF232	IRFF232	VN0330N1	IRF353
UFN511	IRF511	UFNF233	IRFF233	VN0330N2	IRFF331
UFN512	IRF512	UFNF320	IRFF320	VN0335N1	IRF323
UFN513	IRF513	UFNF321	IRFF321	VN0335N2	IRFF323
UFN520	IRF520	UFNF322	IRFF322	VN0335N5	IRF723
UFN521	IRF521	UFNF323	IRFF323	VN0340N1	IRF320
UFN522	IRF522	UFNF330	IRFF330	VN0340N2	IRFF322
UFN523	IRF523	UFNF331	IRFF331	VN0340N5	IRF322
UFN530	IRF530	UFNF332	IRFF332	VN0345N1	IRF421
UFN531	IRF531	UFNF333	IRFF333	VN0345N2	IRFF423
UFN532	IRF532	UFNF420	IRFF420	VN0345N5	IRF823
UFN533	IRF533	UFNF421	IRFF421	VN0350N1	IRF420
UFN610	IRF610	UFNF422	IRFF422	VN0350N2	IRFF422
UFN611	IRF611	UFNF423	IRFF423	VN0350N5	IRF822
UFN612	IRF612	UFNF430	IRFF430	VN0400A	RFM15N05
UFN613	IRF613	UFNF431	IRFF431	VN0400D	RFP15N05
UFN620	IRF620	UFNF432	IRFF432	VN0401A	RFM15N05
UFN621	IRF621	UFNF433	IRFF433	VN0401D	RFP15N05
UFN622	IRF622	VM1210N1	RFM12N10	VN0430N1	IRF351

Industry Replacement Guide

Power MOSFETs

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
VN0435N1	IRF351
VN0440N1	IRF350
VN0445N1	IRF451
VN0450N1	IRF450
VN0545N2	IRFF423
VN0600A	RFM25N06
VN0600D	RFP25N06
VN0601A	RFM15N06
VN0601D	RFP15N06
VN0800A	RFM18N08
VN0800D	RFP18N08
VN0801A	RFM12N08
VN0801D	RFP12N08
VN1000A	IRF130
VN1000D	IRF530
VN1001A	IRF132
VN1001D	IRF532
VN1106N1	IRF121
VN1106N2	IRFF111
VN1106N5	IRF511
VN1110N1	IRF122
VN1110N2	IRFF130
VN1110N5	IRF522
VN1116N1	IRF222
VN1116N2	IRFF222
VN1116N5	IRF613
VN1120N1	IRF222
VN1120N2	IRFF212
VN1120N5	IRF612
VN1156N1	IRF231
VN1156N2	IRFF231
VN1156N5	IRF631
VN1200A	RFM15N12
VN1200D	RPF15N12
VN1201A	RFM15N12
VN1201D	RFP15N12
VN1204N1	IRF121
VN1204N2	IRFF121
VN1204N5	IRF521
VN1206B	RFL1N12
VN1206D	RFP2N12
VN1206N1	IRF121
VN1206N2	IRFF121
VN1206N3	IRF521
VN1210N2	IRFF120
VN1210N5	IRF520
VN1215N1	IRF241
VN1215N2	IRFF231
VN1215N5	IRF641

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
VN1216N1	IRF220
VN1216N2	IRFF220
VN1216N5	IRF620
VN1220N1	IRF220
VN1220N2	IRFF220
VN1220N5	IRF620
VN1304N2	RFL1N08
VN1306N2	RFL1N08
VN1310N2	RFL1N10
VN1315N2	IRFF213
VN1320N2	IRFF212
VN1706B	RFL1N18
VN1706D	RFP2N18
VN2345N1	RFM6N45
VN2345N5	RFP6N45
VN2350N1	RFM6N50
VN2350N5	RFP6N50
VN2406B	IRF723
VN3500A	RFM7N35
VN3500D	RFP7N35
VN3501A	IRF331
VN3501D	IRF731
VN4000A	RFM7N40
VN4000D	RFP7N40
VN4001A	IRF330
VN4001D	IRF730
VN4501A	RFM6N45
VN4501D	RFP6N45
VN4502A	IRF431
VN4502D	IRF831
VN5001A	RFM6N50
VN5001D	IRF430
VN5002	RFP6N50
VN5002A	IRF430
VN5002D	IRF830
VP0104N2	RFL1P08
VP0104N5	RFP2P08
VP0106N2	RFL1P08
VP0106N5	RFP2P08
VPO109N5	RFP2P08
VPO204N2	RFL1P08
VPO204N5	RFP2P08
VPO206N2	RFL1P08
VPO206N5	RFP2P08
VP0210N2	RFL1P10
VP1106N1	RFM6P08
VP1106N5	RFP6P08
VP1110N1	RFM6P10
VP1110N5	RFP6P10

INDUSTRY TYPE	HARRIS REPLACEMENT TYPE
ZVN0102B	IRFF113
ZVN0102L	IRF513
ZVN0106B	RFL1N08
ZVN0106L	RFP2N08
ZVN0108B	RFL1N08
ZVN0108L	RFP2N08
ZVN2104B	IRFF113
ZVN2104L	IRF513
ZVN2106B	IRFF113
ZVN2106L	IRF513
ZVN2110B	RFL1N10
ZVN2110L	RFP2N10
ZVN2202B	IRFF123
ZVN2202L	IRF523
ZVN2202M	IRF123
ZVN2204B	IRFF123
ZVN2204L	IRF523
ZVN2204M	IRF123
ZVN2206B	IRFF123
ZVN2206L	IRF523
ZVN2206M	IRF123
ZVN2208B	IRFF112
ZVN2208L	IRF512
ZVN2208M	IRF122
ZVN2210B	IRFF112
ZVN2210L	IRF512
ZVN2210M	IRF122
ZVN2215B	IRFF213
ZVN2215L	IRF613
ZVN2215M	IRF223
ZVN2220B	IRFF212
ZVN2220L	IRF612
ZVN2220M	IRF222
ZVP0102B	RFL1P08
ZVP0102L	RFP2P08
ZVP0104B	RFL1P08
ZVP0104L	RFP2P08
ZVP0106B	RFL1P08
ZVP0106L	RFP2P08
ZVP2202L	RFP6P08
ZVP2202M	RFM6P08
ZVP2204L	RFP6P08
ZVP2204M	RFM6P08
ZVP2206L	RFP6P08
ZVP2206M	RFM6P08
ZVP2208M	RFM6P08
ZVP2210M	RFM6P10
ZVP2215L	RFP5P15
ZVP2215M	RFM5P15

POWER MOSFETS

3

PRODUCT PROFILES

	PAGE
Power MOSFETs	3-3
RF and BUZ-Series Power MOSFETs — N-Channel	3-4
RF-Series Power MOSFETs — P-Channel	3-5
IRF-Series Power MOSFETs — N-Channel	3-6
JEDEC Types — N-Channel	3-8
MegaFETs	3-9
MegaFET Product Series — N-Channel	3-9
MegaFET Product Series — P-Channel	3-9
Advanced Discretes — Current Limiting, Current Sensing	3-9
Logic Level Power MOSFETs	3-10
L ² FETs — N-Channel Types	3-10
Rugged Power MOSFETs	3-11
Rugged-Series Power MOSFETs — N-Channel	3-11
Rugged-Series Power MOSFETs — P-Channel	3-15
Insulated-Gate Bipolar Transistors (IGBTs)	3-16
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	3-17
IGBTs Optimized for Switching Applications in Switching Power Supply and Motor Control	3-17
IGBTs with Integral Reverse Diode	3-18
IGBTs with Integral Current Sensing	3-18
Handling Precautions for Power MOSFETs	3-19

Power MOSFETs

The line of solid state power devices includes a series of standard state-of-the-art n- and p-channel enhancement-mode field-effect transistors. These power MOSFETs are designed for such applications as dc-to-dc converters, motor drive and control circuits, solenoid and relay drive circuits, linear and switching regulators, drivers for high-power bipolar devices, and automotive load switching and control circuits.

The designs of power MOSFET structures are optimized to achieve simultaneously high voltage, current, and dissipation capability, together with fast switching speeds, on competitively sized chips. The critical considerations are:

1. A low on-state resistance, $r_{DS(ON)}$, from the drain to the source.
2. The resistivity and spacings of the silicon layers necessary to assure the required drain-to-source voltage breakdown capability.
3. A uniform gate-to-source threshold voltage.
4. A structure to minimize the effect of device junction capacitances on switching speed.

The resultant structures feature low leakage currents, good thermal characteristics (low thermal resistance and excellent thermal stability), large safe-operating areas, and high operating efficiencies.

Features

- Fast switching speeds and low switching losses, both of which are independent of temperature
- Minimal storage time and no temperature dependent delay times
- High resistance to thermal runaway
- Simple drive circuitry
- Safe operating area limited only by device dissipation ratings
- Stable gain and switching response over a wide temperature range

Operation

A positive voltage applied to the gate of an n-type MOSFET creates an electric field in the channel region beneath the gate; that is, the positive electric charge on the gate converts the p-region beneath the gate to an n-type material. In effect, the MOSFET becomes an n-n-n device when in this state. The region between the drain and source can then be represented as a temperature-dependent resistor.

Further development has expanded the power MOSFET line to include the following families of devices:

1. Logic-Level Power MOSFETs-L²FETs, devices which allow on-off switching directly from logic-level voltage of 5 volts rather than the nominal 10 volts required for standard power MOSFETs.
2. Insulated-Gate Bipolar Transistors (IGBTs), devices which combine the characteristics of a power MOS transistor and a bipolar transistor, making them cost effective for many power switching and control applications.
3. Rugged Power MOSFETs, devices which are designed, tested and guaranteed to withstand a specific level of electrical stress in the breakdown avalanche mode of operation.


Packaged Devices and Chips

The power MOSFET product line currently includes more than 1000 types. The Harris RF series are identified by a coded type number which indicates the current and voltage ratings, whether n- or p-channel, and specifies the package type.


The devices are supplied in 12 package styles: TO-202, TO-204, TO-205, TO-218, TO-220, TO-247, TO-251, TO-252, TO-254, MO-093, TS-001 and a 4 pin DIP. Power MOSFET chips are also available for use in hybrid circuits. Chips may be purchased either in wafer form or as separated die.

N-CHANNEL POWER MOSFET (STANDARD & L²FET)


CROSS SECTION OF CHIP STRUCTURE



JUNCTION DIAGRAM SHOWING BIASING ARRANGEMENTS







SCHEMATIC SYMBOL







Power MOSFETs

RF and BUZ-Series Power MOSFETs — N-Channel

Maximum Ratings			Package			
						
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	TO-204	TO-205	TO-218	TO-220
50	2	0.75	RFM15N05 RFM25N05 RFK45N05	RFL2N05	RFH45N05	RFP4N05 BUZ71A BUZ71 RFP15N05 RFP25N05 BUZ11
	4	0.60				
	13	0.12				
	14	0.10				
	15	0.14				
	25	0.07				
	25	0.047				
	30	0.04				
60	2	0.75	RFM15N06 RFM25N06 RFK45N06	RFL2N06	RFH45N06	RFP4N06 RFP15N06 RFP25N06
	4	0.60				
	15	0.14				
	25	0.07				
	45	0.04				
80	1	1.20	RFM12N08 RFM18N08 RFK35N08	RFL1N08	RFH35N08	RFP2N08 RFP12N08 RFP18N08
	2	1.05				
	12	0.20				
	18	0.10				
	35	0.055				
100	1	4.50	RFM12N10 RFM18N10 RFK35N10	RFL1N10	RFH35N10	RFP2N10 BUZ72A RFP12N10/BUZ20 RFP18N10 BUZ21
	2	1.05				
	9	0.25				
	12	0.20				
	18	0.10				
	19	0.10				
	35	0.055				
120	1	1.90	RFM10N12 RFM15N12 RFK30N12	RFL1N12 RFL4N12	RFH30N12	RFP2N12 RFP10N12 RFP15N12
	2	1.75				
	4	0.40				
	10	0.30				
	15	0.15				
	30	0.075				
150	1	1.90	RFM10N15 RFM15N15 RFK30N15	RFL1N15 RFL4N15	RFH30N15	RFP2N15 RFP10N15 RFP15N15
	2	1.75				
	4	0.40				
	10	0.30				
	15	0.15				
	30	0.075				
180	1	3.65	RFM8N18 RFM12N18 RFK25N18	RFL1N18	RFH25N18	RFP2N18 RFP8N18 RFP12N18
	2	3.50				
	8	0.50				
	12	0.25				
	25	0.15				
200	1	3.65	RFM8N20 RFM12N20 RFK25N20	RFL1N20	RFH25N20	RFP2N20 BUZ73A RFP8N20 BUZ32 BUZ31 RFP12N20
	2	3.50				
	5.8	0.6				
	8	0.50				
	9.5	0.4				
	12.5	0.2				
	12	0.25				
	25	0.15				
350	4	1.50	RFM4N35 RFM7N35 RFM12N35		RFH12N35	RFP4N35 RFP7N35
	7	0.75				
	12	0.38				





Power MOSFETS

RF and BUZ-Series Power MOSFETs — N-Channel (Continued)

Package							
Maximum Ratings			TO-204	TO-205	TO-218	TO-220	
V_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)					
400	4	1.50	RFM4N40 RFM7N40 RFM12N40		RFH12N40	RFP4N40 RFP7N40 BUZ60B BUZ60 BUZ76 BUZ76A	
	7	0.75					
	12	0.38					
	4.5	1.50					
	5.5	1.00					
	3.0	1.8					
2.6	2.5	BUZ351					
11.5	0.4						
450	3		2.50	RFM3N45 RFM6N45 RFM10N45		RFH10N45	RFP3N45 RFP6N45
	6		1.25				
	10		0.60				
500	3		2.50	RFM3N50		RFH10N50	RFP3N50 BUZ42 BUZ41A RFP6N50
	4.0	2.0					
	4.5	1.50					
	6	1.25					
	8.3	0.80					
	9.6	0.60					
	10	0.60					
	10	0.50					
				RFM6N50 BUZ45A BUZ45 RFM10N50 BUZ45B			

3
PRODUCT PROFILES






RF-Series Power MOSFETs — P-Channel

Package						
Maximum Ratings			TO-204	TO-205	TO-218	TO-220
V_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)				
80	1	3.15	RFM6P08 RFM8P08 RFM12P08 RFK25P08	RFL1P08	RFH25P08	RFP2P08 RFP6P08 RFP8P08 RFP12P08
	2	3.00				
	6	0.60				
	8	0.40				
	12	0.30				
	25	0.15				
100	1	3.15	RFM6P10 2N6896* RFM8P10 RFM12P10 2N6897* 2N6898* RFK25P10	RFL1P10 2N6895*	RFH25P10	RFP2P10 RFP6P10 RFP8P10 RFP12P10
	1.5	3.65				
	2	3.00				
	6	0.60				
	6	0.60				
	8	0.40				
	12	0.30				
	12	0.30				
	25	0.20				
25	0.15					
120	5	1.00	RFM5P12 RFM10P12			RFP5P12 RFP10P12
	10	0.50				
150	5	1.00	RFM5P15 RFM10P15			RFP5P15 RFP10P15
	10	0.50				






*QPL approved types

Power MOSFETs

IRF-Series Power MOSFETs — N-Channel

Maximum Ratings			Package					
								
V_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP	
60	0.40	3.20					IRFD123 IRFD121 IRFD113 IRFD111 IRFD123 IRFD121	
	0.50	2.40						
	0.80	0.80						
	1	0.60						
	1.1	0.40						
	1.3	0.30						
	3	0.80			IRFF113 IRFF111			
	3.50	0.60						
	3.50	0.80			IRF513 IRF511			
	4	0.60						
	5	0.40			IRFF123			
	6	0.30	IRF121					
	7	0.25			IRFF133			
	7	0.40	IRF123					
	8	0.18			IRFF131 IRFF121			
	8	0.30						
	12	0.25	IRF133			IRF523		
14	0.18	IRF131			IRF521 IRF533 IRF531 IRF543 IRF541			
24	0.11	IRF143						
27	0.085	IRF141						
33	0.08	IRF153			IRFP153 IRFP151			
40	0.055	IRF151						
100	0.4	3.20					IRFD122 IRFD120 IRFD112 IRFD110 IRFD122 IRFD120	
	0.5	2.40						
	0.80	0.80						
	1	0.60						
	1.10	0.40						
	1.30	0.30						
	3	0.80			IRFF112 IRFF110			
	3.50	0.60						
	3.50	0.80			IRF512 IRF510			
	4	0.60						
	5	0.4			IRFF122 IRFF120 IRFF132			
	6	0.30						
	7	0.25			IRFF130			
	7	0.40	IRF122			IRF522		
	8	0.18				IRF520 IRF532 IRF530 IRF542 IRF540		
	8	0.30	IRF120					
	12	0.25	IRF132					
14	0.18	IRF130						
24	0.11	IRF142						
27	0.085	IRF140						
33	0.08	IRF152			IRFP152 IRFP150			
40	0.055	IRF150						
150	0.25	7.50					IRFD223 IRFD221 IRFD213 IRFD211 IRFD223 IRFD221	
	0.32	5.00						
	0.45	2.40						
	0.60	1.50						
	0.70	1.20						
	0.80	0.80						
	1.80	2.40			IRFF213			
	2	2.40						
	2.20	1.50			IRFF211	IRF613		
	2.50	1.50				IRF611		
	3	1.20			IRFF223 IRFF221			
	3.50	0.80				IRF623		
	4	1.20	IRF223		IRFF233			
	4.50	0.60				IRF621		
	5	0.80	IRF221		IRFF231			
	5.5	0.40				IRF633 IRF631		
	8	0.60	IRF233					
9	0.40	IRF231						






IRF-Series Power MOSFETs — N-Channel (Continued)

Maximum Ratings			Package				
							
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP
150	16	0.22	IRF243 IRF241 IRF253 IRF251		IRF643 IRF641	IRFP253 IRFP251	
	18	0.18					
	25	0.12					
	30	0.085					
200	0.25	7.50	IRF222 IRF220 IRF232 IRF230 IRF242 IRF240 IRF252 IRF250	IRFF212 IRFF210 IRFF222 IRFF220 IRFF232 IRFF230	IRF612 IRF610 IRF622 IRF620 IRF632 IRF630 IRF642 IRF640	IRFP252 IRFP250	IRFD222 IRFD220 IRFD212 IRFD210 IRFD222 IRFD220
	0.32	5.00					
	0.45	2.40					
	0.60	1.50					
	0.70	1.20					
	0.80	0.80					
	1.80	2.40					
	2	2.40					
	2.20	1.50					
	2.50	1.50					
	3	1.20					
	3.50	0.80					
	4	1.20					
	4.50	0.60					
	5	0.80					
	5.50	0.40					
	8	0.60					
	9	0.40					
	16	0.22					
	18	0.18					
25	0.12						
30	0.085						
350	0.30	5.00	IRF323 IRF321 IRF333 IRF331 IRF343 IRF341 IRF353 IRF351	IRFF313 IRFF311 IRFF323 IRFF321 IRFF333 IRFF331	IRF713 IRF711 IRF723 IRF721 IRF733 IRF731 IRF743 IRF741	IRFP353 IRFP351	IRFD313 IRFD311 IRFD323 IRFD321
	0.40	3.60					
	0.40	2.50					
	0.50	1.80					
	1.15	5.00					
	1.30	5.00					
	1.35	3.60					
	1.50	3.60					
	2	2.50					
	2.50	1.80					
	2.50	2.50					
	3	1.80					
	3.50	1.00					
	4.50	1.50					
	5.50	1.00					
	8	0.80					
	10	0.55					
13	0.40						
15	0.30						
400	0.30	5.00	IRF322 IRF320 IRF332	IRFF312 IRFF310 IRFF322 IRFF320 IRFF332 IRFF330	IRF712 IRF710 IRF722 IRF720		IRFD312 IRFD310 IRFD322 IRFD320
	0.40	3.60					
	0.40	2.50					
	0.50	1.80					
	1.15	5.00					
	1.30	5.00					
	1.35	3.60					
	1.50	3.60					
	2	2.50					
	2.50	2.50					
	2.50	1.80					
	3	1.50					
	3	1.80					
	3.50	1.00					
4	1.50						



3
PRODUCT PROFILES

Power MOSFETs



IRF-Series Power MOSFETs — N-Channel (Continued)

Maximum Ratings			Package				
							
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP
400	4.50	1.50	IRF330 IRF342 IRF340 IRF352 IRF350		IRF732 IRF730 IRF742 IRF740	IRFP352 IRFP350	
	5	1.00					
	5.5	1.00					
	8	0.80					
	10	0.55					
	13	0.40					
450	1.40	4.00	IRF423 IRF421 IRF433 IRF431 IRF443 IRF441 IRF453 IRF451	IRFF423 IRFF421 IRFF433 IRFF431	IRF823 IRF821 IRF833 IRF831 IRF843 IRF841	IRFP453 IRFP451	
	1.60	3.00					
	2	4.00					
	2.25	2.00					
	2.50	3.00					
	2.75	1.50					
	4	2.00					
	4.50	1.50					
	7	1.10					
	8	0.85					
	12	0.50					
500	1.40	4.00	IRF422 IRF420 IRF432 IRF430 IRF442 IRF440 IRF452 IRF450	IRFF422 IRFF420 IRFF432 IRFF430	IRF822 IRF820 IRF832 IRF830 IRF842 IRF840	IRFP452 IRFP450	
	1.60	3.00					
	2	4.00					
	2.25	2.00					
	2.50	3.00					
	2.75	1.50					
	4	2.0					
	4.5	1.50					
	7	1.1					
	8	0.85					
	12	0.50					
	13	0.40					

JEDEC Types — N-Channel

Maximum Ratings			Package	
				
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	TO-204	TO-205
60	12	0.25	2N6755	
	30	0.80	2N6763	
100	3.50	0.60		2N6782*
	6	0.30		2N6788*
	8	0.18		2N6796*
	14	0.18	2N6756*	
38	0.055		2N6764*	
	8	0.60	2N6757	
150	25	0.12	2N6765	
	2.25	1.50		2N6784*
200	3.50	0.80		2N6790*
	5.50	0.40		2N6798*
	9	0.40	2N6758*	
	30	0.085	2N6766*	

*QPL-Approved Types

Maximum Ratings			Package	
				
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	TO-204	TO-205
350	4.50	1.50	2N6759	
	12	0.40	2N6787	
400	1.25	3.60		2N6786*
	2	1.80		2N6792*
	3	1.00		2N6800*
	5.50	1.00	2N6760*	
14	0.30		2N6768*	
	4	2.00	2N6761	
450	11	0.50	2N6769	
	1.50	3.00		2N6794*
500	3.50	1.50		2N6802*
	4.50	1.50	2N6762*	
	12	0.40	2N6770*	

*QPL-Approved Types

MegaFETs

The MegaFET series of power MOSFETs represent an advancement in processing technology that achieves unmatched $r_{DS(ON)}$ performance per unit area of silicon. This application of VLSI IC dimensions and processing techniques allows for the integration of nearly 2 million cells per square inch of active silicon area. This represents a minimum two-fold and, more typically, a four-fold increase in cell density.

The MegaFET design achieves several important advantages. Among these are:







- More volt-ampere capability per unit cost
- Small die size for the same $r_{DS(ON)}$
- Lower $r_{DS(ON)}$ for the same die size
- 40% die size reduction at 50V BV_{DSS}

The MegaFET series is also specified for avalanche energy capability.

Additional product introductions are anticipated. Among these are:

- N-Channel 0.200, 0.100, 0.050Ω $r_{DS(ON)}$ at $BV_{DSS} = 100V$

MegaFET Product Series — N-Channel


Maximum Ratings				Package					
									
BV_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	E_{AS} (mJ)	TO-251	TO-252	TO-220	TO-247	TO-218	MO-093
50	14	0.10	100	RFD14N05	RFD14N05SM	RFP14N05			
	16	0.047	200	RFD16N05	RFD16N05SM				
	25	0.047	200			RFP25N05			
	50	0.022	400			RFP50N05	RFG50N05		
	75	0.010	800					RFH75N05E	
	100	0.010	800						RFA100N05E
100	16	0.080	*	RFD16N10	RFD16N10SM				
	22	0.080	*			RFP22N10			
	40	0.040	*			RFP40N10	RFG40N10		

MegaFET Product Series — P-Channel


50	8	0.300	*	RFD8P05	RFD8P05SM	RFP8P05			
	15	0.150	*	RFD15P05	RFD15P05SM	RFP15P05			
	30	0.065	*			RFP30P05	RFG30P05		
	60	0.026	*				RFG60P05E		
60	30	0.075	*			RFP30P06	RFG30P06		
	60	0.030	*				RFG60P06E		

*More complete ruggedness capability now specified UIS current vs. time in avalanche graph on data sheet.

Advanced Discretes—Current Limiting

Maximum Ratings				Package
BV_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	ESD (kV)	
80	1	0.75	2	TO-220
80	5.5	0.12	2	RLP1N08LE
				RLP5N08LE

Advanced Discretes—Current Sensing


Maximum Ratings				Package
BV_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	ESD (kV)	
100	18A	0.10	—	TS-001
				RFB18N100S

Staggered lead forms for horizontal and vertical mounting are available.

Logic Level Power MOSFETs

Logic level power MOSFETs (L²FETs) feature a thinner gate oxide separation layer that is typically one-half the industry standard for power MOSFETs. The surface inversion of the MOS channel is a direct function of this gate oxide thickness; consequentially, the gate-to-source threshold voltage — i.e., the applied gate voltage required for uncompromised drain characteristics — on this series of devices is only half that of conventional power MOSFETs.

The reduced gate drive requirement allows on-off switching of L²FETs directly from logic level voltages of 5 volts, rather than the nominal 10 volts required for conventional power MOSFETs. The L²FETs feature the same low on resistance characteristics, drain current ratings, and blocking voltage capability of corresponding types with the higher gate drive requirements. In addition, the L²FETs offer twice the transconductance and half the threshold voltage temperature coefficient of conventional types having the same on



COMPARISON OF STANDARD POWER MOSFETs AND L²FETs resistance and voltage ratings and demonstrate a comparable switching speed for the same gate drive power.

Special Features

- 5 Volt Gate Drive
- Compatible with CMOS, High Speed CMOS, TTL, PMOS and NMOS Logic Circuits
- Compatible with Automotive Drive Requirements

L²FETs — N-Channel Types

Maximum Ratings				Package					
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	E _{AS} (mJ)	TO-204	TO-205	TO-220	TO-251	TO-252	TO-247
50	2	0.75	N.R.	RFM15N05L	RFL2N05L	RFP4N05L RFP15N05L RFP14N05L RFP25N05L RFP50N05L	RFD14N05L RFD16N05L	RFD14N05LSM RFD16N05LSM	RFG50N05L
	4	0.60	N.R.						
	15	0.14	N.R.						
	14	0.100	100						
	16	0.047	200						
	25	0.047	200						
50	0.22	**							
60	2	0.75	N.R.	RFM15N06L	RFL2N06L	RFP4N06L RFP12N06RLE RFP3055RLE RFP15N06L RFP17N06L RFP25N06L	RFD12N06RLE RFD3055RLE	RFD12N06RLES RFD3055RLES	
	4	0.60	N.R.						
	12	0.135	**						
	12	0.180	**						
	15	0.14	N.R.						
	17	0.100	N.R.						
25	0.07	N.R.							
80	1	1.20	N.R.	RFM12N08L	RFL1N08L	RFP2N08L RFP12N08L			
	2	1.05	N.R.						
	12	0.20	N.R.						
100	1	1.20	N.R.	2N6902* RFM12N10L	RFL1N10L 2N6901*	RFP2N10L RFP12N10L			
	1,50	1.40	N.R.						
	2	1.05	N.R.						
	12	0.20	N.R.						
120	1	1.90	N.R.	RFM10N12L	RFL1N12L	RFP2N12L RFP10N12L			
	2	1.75	N.R.						
	10	0.30	N.R.						
150	1	1.90	N.R.	RFM10N15L	RFL1N15L	RFP2N15L RFP10N15L			
	2	1.75	N.R.						
	10	0.30	N.R.						
180	1	3.65	N.R.	RFM8N18L	RFL1N18L	RFP2N18L RFP8N18L			
	2	3.50	N.R.						
	8	0.50	N.R.						
200	1	3.65	N.R.	2N6904* RFM8N20L	RFL1N20L 2N6903*	RFP2N20L RFP8N20L			
	1.5	3.65	N.R.						
	2	3.50	N.R.						
	8	0.65	N.R.						
8	0.50	N.R.							

N.R. = Not Rated

*QPL Approved Types

**More Complete Ruggedness Capability Now Specified

Rugged Power MOSFETs

The Rugged Series of Power MOSFETs are designed, tested and guaranteed to withstand a specified level of circuit induced electrical stress in the breakdown avalanche mode of operation. These are n-channel enhancement mode polysilicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor and relay drivers and drivers for high power bipolar switching transistors requiring high speed and low gate drive power.








Using state-of-the-art integrated circuit processing techniques these Rugged MOSFETs provide superior performance in inductance switching applications. The design is optimized to suppress the parasitic bipolar transistor and improve system reliability. These types can be driven directly from integrated circuits.

Rugged Series devices are identified by the suffix letter R following the type number.

Features


- Single pulse avalanche energy rated
- SOA is power dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Allows reduced protection circuitry
- Reduced drive requirements
- Increased system reliability

Rugged-Series Power MOSFETs — N-Channel

Maximum Ratings				Package							
											
BVDSS (V)	IDS (A)	rDS(ON) (Ω)	EAS (mJ)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP	TO-251	TO-252	
60	0.80	0.80	19								
	1	0.60	19								
	1.1	0.40	36								
	1.3	0.30	36								
	3	0.80	19								
	3.50	0.80	19								
	4	0.60	19								
	5	0.40	36								
	6	0.30	36								
	7	0.25	69								
	7	0.40	36								
	8	0.18	69								
	8	0.30	36								
	12	0.25	69								
	14	0.18	69								
	24	0.11	100								
27	0.085	100									
33	0.080	150									
40	0.055	150									
80	8.4	0.27	36						IRFU121	IRFR121	
100	0.80	0.80	19								
	1	0.60	19								
	1.1	0.40	36								
	1.3	0.30	36								
	3	0.80	19								
	3.5	0.60	19								
	3.5	0.80	19								
	4	0.60	19								
	5	0.40	36								
	6	0.30	36								
	7	0.25	69								
	7	0.40	36								
	8	0.18	69								
	8	0.30	36								
	8.4	0.27	36								
	12	0.25	69								
14	0.18	69									
24	0.11	100									
27	0.085	100									
33	0.08	150									
40	0.055	150									








Rugged Power MOSFETs

Rugged-Series Power MOSFETs — N-Channel (Continued)

Package											
				Maximum Ratings				TO-204	TO-205	TO-220	TO-247
BV _{DSS} (V)	I _{DS} (A)	r _{DS(ON)} (Ω)	E _{AS} (mJ)								
150	0.45	2.40	30						IRFD213R		
	0.60	1.50	30						IRFD211R		
	0.70	1.20	85						IRFD223R		
	0.80	0.80	85						IRFD221R		
	1.80	2.40	30		IRFF213R						
	2	2.40	30			IRFF211R	IRF613R				
	2.2	1.50	30			IRFF223R	IRF611R				
	2.5	1.50	30			IRFF221R					
	3	1.20	85				IRF623R				
	3.5	0.80	85			IRFF233R					
	4	1.20	85			IRFF231R	IRF621R				
	4.5	0.60	150				IRF633R				
	5	0.80	85				IRF631R				
	5.5	0.40	150				IRF643R	IRFP243R			
	8	0.60	150	IRF233R							
	9	0.40	150	IRF231R							
16	0.22	300	IRF243R								
4.6	0.8	85									
18	0.18	300	IRF241R			IRF641R	IRFP241R		IRFU221	IRFR221	
25	0.12	500	IRF253R				IRFP253R				
30	0.085	500	IRF251R				IRFP251R				
200	0.45	2.40	30						IRFD212R		
	0.60	1.50	30						IRFD210R		
	0.70	1.20	85						IRFD222R		
	0.80	0.80	85						IRFD220R		
	1.80	2.40	30		IRFF212R						
	2	2.40	30			IRFF210R	IRF612R				
	2.20	1.50	30			IRFF222R	IRF610R				
	2.50	1.50	30			IRFF220R					
	3	1.20	85				IRF622R				
	3.5	0.80	85			IRFF232R					
	4	1.20	85				IRF620R				
	4.5	0.60	150				IRF632R				
	3.8	1.2	85			IRFF230R	IRF630R	IRFP242R		IRFU222	IRFR222
	4.6	0.8	85				IRF642R	IRFP240R	IRFU220	IRFR220	
	5	0.80	85				IRF640R	IRFP252R			
	5.5	0.40	150					IRFP250R			
8	0.60	150	IRF232R								
9	0.40	150	IRF230R								
16	0.22	300	IRF242R								
18	0.18	300	IRF240R								
25	0.12	500	IRF252R								
30	0.085	500	IRF250R								
250	3.30	1.50	120			IRF625					
	3.80	1.10	120			IRF624					
	6.50	0.68	180	IRF235		IRF635					
	8.10	0.45	180	IRF234		IRF634					
	13	0.34	550	IRF245		IRF645	IRFP245				
	14	0.28	550	IRF244		IRF644	IRFP244				
	21	0.17	1000	IRF255			IRFP255				
	23	0.14	1000	IRF254			IRFP254				
275	3.30	1.50	120			IRF627					
	3.80	1.10	120			IRF626					
	6.50	0.68	180	IRF237		IRF637					
	8.10	0.45	180	IRF236		IRF636					
	13	0.34	550	IRF247		IRF647	IRFP247				
	14	0.28	550	IRF246		IRF646	IRFP246				
	21	0.17	1000	IRF257			IRFP257				
	23	0.14	1000	IRF256			IRFP256				








Rugged Power MOSFETs

Rugged-Series Power MOSFETs — N-Channel (Continued)

Maximum Ratings				Package							
											
V_{DSS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	E_{AS} (mJ)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP	TO-251	TO-252	
350	0.30	5.00	45								
	0.40	3.60	45								
	0.40	2.50	100								
	0.50	1.80	100								
	1.15	5.00	45								
	1.30	5.00	45								
	1.35	3.60	45								
	1.50	3.60	45								
	2	2.50	100								
	2.50	1.80	100								
	2.50	2.50	100								
	3	1.80	100								
	3	1.80	300								
	3.1	1.8	190								
	3.50	1.00	300								
	4.50	1.50	300	IRF333R							
	5.50	1.00	300	IRF331R							
	8	0.80	400	IRF343R							
10	0.55	400	IRF341R								
13	0.40	700	IRF353R								
15	0.30	700	IRF351R								
400	0.30	5.00	45								
	0.40	3.60	45								
	0.40	2.50	100								
	0.50	1.80	100								
	1.15	5.00	45								
	1.30	5.00	45								
	1.35	3.60	45								
	1.50	3.60	45								
	2	2.50	100								
	2.50	2.50	100								
	2.50	1.80	100								
	2.6	2.5	190								
	3.1	1.8	190								
	3	1.50	300								
	3	1.80	100								
	3.50	1.00	300								
	4.50	1.50	300	IRF332R							
	5.50	1.00	300	IRF330R							
8	0.80	400	IRF342R								
10	0.55	400	IRF340R								
13	0.40	700	IRF352R								
15	0.30	700	IRF350R								
22	0.25	980	IRF362								
25	0.20	980	IRF360								
450	1.40	4.00	210								
	1.60	3.00	210								
	2	4.00	210								
	2.25	2.00	300								
	2.50	3.00	210								
	2.5	3.0	210								
	2.75	1.50	300								
	4	2.00	300	IRF433R							
	4.50	1.50	300	IRF431R							
	7	1.10	450	IRF443R							
	8	0.85	450	IRF441R							
	12	0.50	860	IRF453R							
13	0.40	860	IRF451R								






Rugged Power MOSFETs

Rugged-Series Power MOSFETs — N-Channel (Continued)

Maximum Ratings				Package						
										
V_{DS} (V)	I_{DS} (A)	$r_{DS(ON)}$ (Ω)	E_{AS} (mJ)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP	TO-251	TO-252
500	1.40	4.00	210							
	1.60	3.00	210			IRFF422R				
	2	4.00	210			IRFF420R				
	2.25	2.00	300			IRF822R				
	2.50	3.00	210			IRFF432R				
	2.20	4.0	210			IRF820R				
	2.5	3.0	210							IRFU422
	2.75	1.50	300			IRFF430R				IRFR422
	4	2.00	300	IRF432R						
	4.50	1.50	300	IRF430R						
	7	1.10	450	IRF442R						
	8	0.85	450	IRF440R			IRF832R			
	12	0.50	860	IRF452R			IRF830R			
	13	0.40	860	IRF450R			IRF842R			
	17	0.35	960	IRF462			IRF840R			
20	0.27	960	IRF460				IRFP442R			
							IRFP440R			
							IRFP452R			
							IRFP450R			
							IRFP462			
							IRFP460			
600	5.40	1.60	570	IRFAC42R		IRFBC42R				
	5.90	1.60	410				IRFPC42R			
	6.20	1.20	570	IRFAC40R		IRFBC40R				
	6.80	1.20	410				IRFPC40R			
1000	3.5	4.3A	490			RFP4N100	IRFPG40			
	4.2	3.9A	490				IRFPG42			

Rugged Power MOSFETs

Rugged-Series Power MOSFETs — P-Channel

Maximum Ratings				Package				
								
BVDSS (V)	IDS (A)	rDS(ON) (Ω)	EAS (mJ)	TO-204	TO-205	TO-220	TO-247	4-PIN DIP
60	0.6	1.6	170					IRFD9113 IRFD9123
	0.8	0.8	370					
	2.5	1.6	170					
	3	1.2	170					
	3.5	0.8	370		IRFF9123	IRF9513 IRF9511		
	4	0.6	370		IRFF9121			
	5	0.8	370			IRF9523		
	5.5	0.4	500		IRFF9133			
	6	0.6	370			IRF9521		
	6.5	0.3	500		IRFF9131			
	10	0.4	500	IRF9133		IRF9533		
	12	0.3	500	IRF9131		IRF9531		
	19	0.2	960	IRF9141		IRF9541	IRFP9141	
	15	0.3	960	IRF9143		IRF9543	IRFP9143	
	25	0.15	1300	IRF9151			IRFP9151	
100	0.7	1.2	170					IRFD9110 IRFD9120
	1	0.6	370					
	2.5	1.6	170					
	3	1.2	170					
	3.5	0.8	370		IRFF9122	IRF9512 IRF9510		
	4	0.6	370		IRFF9120			
	5	0.8	370			IRF9522		
	5.5	0.4	500		IRFF9132			
	6	0.6	370			IRF9520		
	6.5	0.3	500		IRFF9130			
	6.5	0.3	N.R.		2N6849*			
	10	0.4	500	IRF9132		IRF9532		
	12	0.3	500	IRF9130		IRF9530		
	12	0.3	N.R.	2N6804*				
	19	0.2	960	IRF9140		IRF9540	IRFP9140	
15	0.3	960	IRF9142		IRF9542	IRFP9142		
25	0.15	1300	IRF9150			IRFP9150		
150	0.5	2.4	290					IRFD9223
	2.0	2.4	290		IRFF9223			
	2.5	1.5	290		IRFF9221			
	3.0	2.4	290			IRF9623		
	3.5	1.2	500		IRFF9233			
	3.5	1.5	290			IRF9621		
	4.0	0.8	500		IRFF9231			
	5.5	1.2	500	IRF9233		IRF9633		
	6.5	0.8	500	IRF9231		IRF9631		
	9	0.7	790	IRF9243		IRF9643	IRFP9243	
	11	0.5	790	IRF9241		IRF9641	IRFP9241	
200	0.6	1.5	290					IRFD9220
	2.0	2.4	290		IRFF9222			
	2.5	1.5	290		IRFF9220			
	3.0	2.4	290			IRF9622		
	3.5	1.2	500		IRFF9232			
	3.5	1.5	290			IRF9620		
	4.0	0.8	500		IRFF9230			
	4.0	0.8	N.R.		2N6851*			
	5.5	1.2	500	IRF9232		IRF9632		
	6.5	0.8	500	IRF9230		IRF9630		
	9	0.7	790	IRF9242		IRF9642	IRFP9242	
11	0.5	790	IRF9240		IRF9640	IRFP9240		

N.R. = Not Rated

*QPL - Approved Types

3

PRODUCT PROFILES

Insulated-Gate Bipolar Transistors (IGBTs)

The IGBT, or Insulated Gate Bipolar Transistor, is a discrete power switch that combines the characteristics of a power MOS transistor, a bipolar transistor, and a thyristor. As a result, it is cost effective for many power switching and control applications. It features an exceptionally low nonlinear on-resistance, $r_{DS(ON)}$, that is nearly independent of blocking voltage level and temperature. In addition, its fast turn on speed is very similar to that of standard power FETs, and its rise time characteristics are easily controlled by the gate driving circuit. These characteristics enable the designer to control EMI and RFI generation more easily than with other power semiconductor devices, which may require elaborate circuit schemes to limit rapidly rising in-rush currents.*

There are now available n-channel enhancement mode insulated gate bipolar transistors which range from 400V to 1200V and currents of 6A to 34A. These types are designed for

use in high voltage, low on-dissipation applications such as switching regulators and motor drivers. They can be operated directly from low power CMOS integrated circuits.


Features

- Voltage Gated Requires small gate power. Similar to standard power MOSFET.
- Turn Off Turns off when gate drive is removed
- On-State Voltage Drop Nonlinear. Like that of an SCR. Temperature independent. Unlike the typical 2X variation of a power MOSFET.
- Turn-On Speed Fast! Comparable to a standard power MOSFET
- Turn-Off Speed Comparable to a bipolar transistor.


* These structures, however, trade off turn-off switching speed for this enhanced $r_{DS(ON)}$ performance. They have the small turn-off delay times standard MOSFETs and fall times comparable to bipolar transistors.

IGBT (INSULATED GATE BIPOLAR TRANSISTOR)


CROSS SECTION OF CHIP STRUCTURE



JUNCTION DIAGRAM SHOWING BIASING ARRANGEMENTS









SCHEMATIC SYMBOL



N-Channel Enhancement Mode Insulated-Gate Bipolar Transistors (IGBTs)



IGBTs Optimized for Switching Applications in Switching Power Supply and Motor Control

Maximum Ratings				Package					
									
V_{CES} (V)	I_{CE} (A)	t_f (μ s)	$V_{CE(ON)}$ (V)	TO-204AA	TO-220AB	TO-247	TO-218AC	TO-251	TO-252
400	5	1	2.0	2N6975					
	5	0.5	2.0	2N6977					
	6	1	2.5					HGTD6N40E1	
	6	1	2.5						HGTD6N40E1S
	10	1.2	2.5						HGTD10N40F1S
	10	1.2	2.5						
	10	1	2.5			HGTP10N40E1			
	10	0.5	2.5			HGTP10N40C1			
	12	1	2.5					HGTH12N40E1	
	12	1	2.5	HGTM12N40E1					
	12	0.5	2.5					HGTH12N40C1	
	12	0.5	2.5	HGTM12N40C1					
	15	1	2.5			HGTP15N40E1			
	15	0.5	2.5			HGTP15N40C1			
	20	1	2.5					HGTH20N40E1	
20	1	2.5	HGTM20N40E1						
20	0.5	2.5					HGTH20N40C1		
20	0.5	2.5	HGTM20N40C1						
500	6	1	2.5					HGTD6N50E1	
	6	1	2.5						HGTD6N50E1S
	10	1.2	2.5			HGTP10N50E1		HGTD10N50F1	
	10	1.2	2.5			HGTP10N50C1			HGTD10N50F1S
	10	1	2.5						
	10	0.5	2.5						
	12	1	2.5					HGTH12N50E1	
	12	1	2.5	HGTM12N50E1					
15	1	2.5	HGTP15N50C1						
600	12	0.6	2.5	HGTM12N60D1				HGTD6N40E1	
	12	0.6	2.5		HGTP12N60D1				HGTD6N40E1S
	24	0.6	2.5						HGTD10N40F1S
	24	0.6	2.5	HGTM24N60D1			HGTG24N60D1		
	32	0.8	3.0				HGTG32N60E2		
	32	0.8	3.0	HGTM32N60E2				HGTH12N40C1	
1000	20	0.68	3.6					HGTG20N100D2	
	20	0.68	3.6	HGTM20N100D2					
	34	0.87	4.4					HGTG34N100E2	
	34	0.87	4.4	HGTM34N100E2					

3
PRODUCT PROFILES

N-Channel Enhancement Mode Insulated-Gate Bipolar Transistors (IGBTs)



IGBT With Integral Reverse Diode

Package					
Maximum Ratings					
BV _{CES} (V)	I _{CE} (A)	V _{CE} (V)	t _f (μs)	TO-220	TO-247
400	6	2.5	1	HGTP6N40E1D	
	10	2.5	1.2	HGTP10N40F1D	
	10	2.5	1	HGTP10N40E1D	
	10	2.5	0.5	HGTP10N40C1D	
500	6	2.5	1	HGTP6N50E1D	
	10	2.5	1.2	HGTP10N50F1D	
	10	2.5	1	HGTP10N50E1D	
	10	2.5	0.5	HGTP10N50C1D	
	10	2.5	0.5		
600	12		0.6		HGTG12N60D1D
	24		0.6		HGTG24N60D1D

NOTES:

1. t_f measured at T_j = 150°C
2. I_{CE} = maximum continuous current rating at T_C = 90°C

IGBT With Integral Current Sensing

Package					
Maximum Ratings					
BV _{CES} (V)	I _{CE} (A)	V _{CE} (V)	t _f (μs)	TS-001	MO-093
600	12	2.3	0.6	HGTB12N60D1C	
	24	2.6	0.6		
	24	2.6	0.6		

NOTES:

1. t_f measured at T_j = 150°C
2. I_{CE} = maximum continuous current rating at T_C = 90°C

Handling Precautions for Power MOSFETs

Insulated-Gate Field-Effect Transistors (MOSFETs) are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling a MOSFET, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications with virtually no damage problems due to electrostatic discharge.

MOSFETs can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive materials such as "ECCOSORB* LD26" or equivalent.

* Trademark Emerson and Cumming, Inc.

2. When devices are removed by hand from their carriers, the hands being used should be grounded by any suitable means — for example, with a metallic wristband.
3. Tips of soldering irons be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating — Never exceed the gate-voltage rating of $\pm 20V$. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.
7. Gate Protection — These devices do not have an internal monolithic zener diode from gate to source. If gate protection is required an external zener is recommended.

POWER MOSFETS

4

N-CHANNEL POWER MOSFETS

DATA SHEETS

PAGE

2N6755, 2N6756	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-5
2N6757, 2N6758	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-9
2N6759, 2N6760	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-13
2N6761, 2N6762	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-17
2N6763, 2N6764	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-21
2N6765, 2N6766	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-25
2N6767, 2N6768	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-29
2N6769, 2N6770	N-Channel Enhancement-Mode Power MOS Field-Effect Transistors	4-33
2N6782	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-37
2N6784	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-42
2N6786	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-47
2N6788	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-52
2N6790	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-57
2N6792	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-62
2N6794	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-67
2N6796	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-72
2N6798	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-77
2N6800	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-82
2N6802	N-Channel Enhancement-Mode Power MOS Field-Effect Transistor	4-87
BUZ11	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-92
BUZ20	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-96
BUZ21	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-100
BUZ32	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-105
BUZ351	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-110
BUZ41A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-114
BUZ42	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-118
BUZ45	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-123
BUZ45A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-127
BUZ45B	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-131
BUZ60	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-135
BUZ60B	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-139
BUZ71	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-143
BUZ71A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-148
BUZ72A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-153
BUZ73A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-157
BUZ76	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-161
BUZ76A	N-Channel Enhancement-Mode Power Field-Effect Transistor	4-165
IRF120, IRF121, IRF122, IRF123	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-169
IRF130/131/132/133,	N-Channel Power MOSFETs Avalanche Energy Rated*	4-174
IRF130R/131R/132R/133R		
IRF140/141/142/143,	N-Channel Power MOSFETs Avalanche Energy Rated*	4-179
IRF140R/141R/142R/143R		
IRF150/151/152/153,	N-Channel Power MOSFETs Avalanche Energy Rated*	4-184
IRF150R/151R/152R/153R		
IRF220, IRF221, IRF222, IRF223	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-189
IRF230/231/232/233,	N-Channel Power MOSFETs Avalanche Energy Rated*	4-194
IRF230R/231R/232R/233R		
IRF234, IRF235, IRF236, IRF237	N-Channel Power MOSFETs Avalanche Energy Rated	4-199

* R Suffix Types Only

N-CHANNEL POWER MOSFETS (Continued)

DATA SHEETS

PAGE

IRF240/241/242/243, IRF240R/241R/242R/243R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-204
IRF244, IRF245, IRF246, IRF247	N-Channel Power MOSFETs Avalanche Energy Rated	4-209
IRF250/251/252/253, IRF250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-214
IRF254, IRF255, IRF256, IRF257	N-Channel Power MOSFETs Avalanche Energy Rated	4-219
IRF320, IRF321, IRF322, IRF323	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-224
IRF330/331/332/333, IRF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-229
IRF340/341/342/343, IRF340R/341R/342R/343R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-234
IRF350/351/352/353, IRF350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-239
IRF360, IRF362	N-Channel Power MOSFETs Avalanche Energy Rated	4-244
IRF420, IRF421, IRF422, IRF423	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-249
IRF430/431/432/433, IRF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-254
IRF440/441/442/443, IRF440R/441R/442R/443R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-259
IRF450/451/452/453, IRF450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-264
IRF460, IRF462	N-Channel Power MOSFETs Avalanche Energy Rated	4-269
IRF510/511/512/513, IRF510R/511R/512R/513R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-274
IRF520/521/522/523, IRF520R/521R/522R/523R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-279
IRF530/531/532/533, IRF530R/531R/532R/533R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-284
IRF540/541/542/543, IRF540R/541R/542R/543R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-289
IRF610/611/612/613, IRF610R/611R/612R/613R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-294
IRF620/621/622/623, IRF620R/621R/622R/623R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-299
IRF624, IRF625, IRF626, IRF627	N-Channel Enhancement-Mode Power Field-Effect Transistors	4-304
IRF630/631/632/633, IRF630R/631R/632R/633R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-309
IRF634, IRF635, IRF636, IRF637	N-Channel Power MOSFETs Avalanche Energy Rated	4-314
IRF640/641/642/643, IRF640R/641R/642R/643R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-319
IRF644, IRF645, IRF646, IRF647	N-Channel Power MOSFETs Avalanche Energy Rated	4-324
IRF710/711/712/713, IRF710R/711R/712R/713R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-329
IRF720/721/722/723, IRF720R/721R/722R/723R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-334
IRF730/731/732/733, IRF730R/731R/732R/733R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-339
IRF740/741/742/743, IRF740R/741R/742R/743R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-344
IRF820/821/822/823, IRF820R/821R/822R/823R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-349
IRF830/831/832/833, IRF830R/831R/832R/833R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-354
IRF840/841/842/843, IRF840R/841R/842R/843R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-359
IRFAC40R, IRFAC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-364
IRFBC40R, IRFBC42R	N-Channel Power MOSFETs Avalanche Energy Rated	4-370
IRFD110/111/112/113, IRFD110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-376
IRFD120/121/122/123, IRFD120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated*	4-381

* R Suffix Types Only

N-CHANNEL POWER MOSFETs (Continued)

DATA SHEETS	PAGE
IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-386
IRFD210/211/212/213, IRFD210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-391
IRFD220/221/222/223, IRFD220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-396
IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-401
IRFD310/311/312/313, IRFD310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-406
IRFD320/321/322/323, IRFD320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-411
IRFF110/111/112/113, IRFF110R/111R/112R/113R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-416
IRFF120/121/122/123, IRFF120R/121R/122R/123R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-421
IRFF130/131/132/133, IRFF130R/131R/132R/133R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-426
IRFF210/211/212/213, IRFF210R/211R/212R/213R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-431
IRFF220/221/222/223, IRFF220R/221R/222R/223R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-436
IRFF230/231/232/233, IRFF230R/231R/232R/233R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-441
IRFF310/311/312/313, IRFF310R/311R/312R/313R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-446
IRFF320/321/322/323, IRFF320R/321R/322R/323R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-451
IRFF330/331/332/333, IRFF330R/331R/332R/333R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-456
IRFF420/421/422/423, IRFF420R/421R/422R/423R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-461
IRFF430/431/432/433, IRFF430R/431R/432R/433R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-466
IRFP140R, IRFP141R, IRFP142R, IRFP143R	N-Channel Power MOSFETs Avalanche Energy Rated 4-471
IRFP150/151/152/153, IRFP150R/151R/152R/153R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-476
IRFP240R, IRFP241R, IRFP242R, IRFP243R	N-Channel Power MOSFETs Avalanche Energy Rated 4-481
IRFP244R, IRFP245R, IRFP246R, IRFP247R	N-Channel Power MOSFETs Avalanche Energy Rated 4-486
IRFP250/251/252/253, IRFP250R/251R/252R/253R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-491
IRFP254R, IRFP255R, IRFP256R, IRFP257R	N-Channel Power MOSFETs Avalanche Energy Rated 4-496
IRFP340R, IRFP341R, IRFP342R, IRFP343R	N-Channel Power MOSFETs Avalanche Energy Rated 4-501
IRFP350/351/352/353, IRFP350R/351R/352R/353R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-506
IRFP360, IRFP362	N-Channel Power MOSFETs Avalanche Energy Rated 4-511
IRFP440R, IRFP441R, IRFP442R, IRFP443R	N-Channel Power MOSFETs Avalanche Energy Rated 4-516
IRFP450/451/452/453, IRFP450R/451R/452R/453R	N-Channel Power MOSFETs Avalanche Energy Rated* 4-521
IRFP460, IRFP462	N-Channel Power MOSFETs Avalanche Energy Rated 4-526
IRFPC40R, IRFPC42R	N-Channel Power MOSFETs Avalanche Energy Rated 4-531
IRFPG40, IRFPG42	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors 4-537
IRFR120, IRFR121, IRFU120, IRFU121	N-Channel Power MOSFETs Avalanche Energy Rated 4-542

* R Suffix Types Only

4

N-CHANNEL
POWER MOSFETs

N-CHANNEL POWER MOSFETs (Continued)

DATA SHEETS	PAGE
IRFR220/221/222, IRFU220/221/222	N-Channel Power MOSFETs Avalanche Energy Rated 4-547
IRFR320/321/322, IRFU320/321/322	N-Channel Power MOSFETs Avalanche Energy Rated 4-552
IRFR420/421/422, IRFU420/421/422	N-Channel Power MOSFETs Avalanche Energy Rated 4-557
RFL1N08, RFL1N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-562
RFL1N12, RFL1N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-566
RFL1N18, RFL1N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-570
RFL2N05, RFL2N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-574
RFP2N08, RFP2N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-578
RFP2N12, RFP2N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-582
RFP2N18, RFP2N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-586
RFM3N45, RFM3N50, RFP3N45, RFP3N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-590
RFL4N12, RFL4N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-598
RFM4N35, RFM4N40, RFP4N35, RFP4N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-602
RFP4N100	High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistor 4-606
RFM6N45, RFM6N50, RFP6N45, RFP6N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-610
RFM7N35, RFM7N40, RFP7N35, RFP7N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-614
RFM8N18, RFM8N20, RFP8N18, RFP8N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-618
RFM10N12, RFM10N15, RFP10N12, RFP10N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-622
RFH10N45, RFH10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-626
RFM10N45, RFM10N50	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-630
RFM12N08, RFM12N10, RFP12N08, RFP12N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-634
RFM12N18, RFM12N20, RFP12N18, RFP12N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-638
RFH12N35, RFH12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-642
RFM12N35, RFM12N40	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-646
RFD14N05, RFD14N05SM, RFP14N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-650
RFM15N05, RFM15N06, RFP15N05, RFP15N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-655
RFM15N12, RFM15N15, RFP15N12, RFP15N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-661
RFD16N05, RFD16N05SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-665
RFD16N10, RFD16N10SM	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-669
RFM18N08, RFM18N10, RFP18N08, RFP18N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-674
RFP22N10	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-678
RFP25N05	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-682
RFM25N06, RFP25N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-687
RFH25N18, RFH25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-691
RFK25N18, RFK25N20	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-695
RFH30N12, RFH30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-699
RFK30N12, RFK30N15	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-703
RFH35N08, RFH35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-707
RFK35N08, RFK35N10	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-711
RFG40N10, RFP40N10	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-715
RFH45N05, RFH45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-720
RFK45N05, RFK45N06	N-Channel Enhancement-Mode Power Field-Effect Transistors 4-724
RFP50N05, RFG50N05	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-728
RFG75N05E, RFH75N05E	N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs) 4-733
RFA100N05E	N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET) 4-738

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 12A and 14A, 60V - 100V
- $r_{DS(on)} = 0.18\Omega$ and 0.25Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6755 and 2N6756 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

Package

 TO-204AA
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6755	2N6756	UNITS
Drain-Source Voltage	60*	100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	60*	100*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	12*	14*	A
$T_C = +100^\circ\text{C}$	8.0*	9.0*	A
Pulsed Drain Current	25	30	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Fig. 11)	75*	75*	W
$T_C = +100^\circ\text{C}$ (See Fig. 11)	30*	30*	W
Linear Derating Factor (See Fig. 11)	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped	25	30	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	-55 to $+150^*$	-55 to $+150^*$	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6755, 2N6756

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain - Source Breakdown Voltage	2N6755	60	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
	2N6756	100	-	-	V	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$
I _{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I _{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I _{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$ $V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 125^\circ\text{C}$
		-	0.2	4.0*	mA	
V _{DS(on)} Static Drain-Source On-State Voltage (1)	2N6755	-	-	3.0*	V	$V_{GS} = 10\text{V}$, $I_D = 12\text{A}$ $V_{GS} = 10\text{V}$, $I_D = 14\text{A}$
	2N6756	-	-	2.52*	V	
R _{DS(on)} Static Drain-Source On-State Resistance (1)	2N6755	-	0.20	0.25*	Ω	$V_{GS} = 10\text{V}$, $I_D = 8\text{A}$ $V_{GS} = 10\text{V}$, $I_D = 9\text{A}$
	2N6756	-	0.14	0.18*	Ω	
R _{DS(on)} Static Drain-Source On-State Resistance (1)	2N6755	-	-	0.45*	Ω	$V_{GS} = 10\text{V}$, $I_D = 8\text{A}$, $T_C = 125^\circ\text{C}$ $V_{GS} = 10\text{V}$, $I_D = 9\text{A}$, $T_C = 125^\circ\text{C}$
	2N6756	-	-	0.33*	Ω	
θ_{fs} Forward Transconductance (1)	ALL	4.0*	5.5	12.0*	S (1/3)	$V_{DS} = 15\text{V}$, $I_D = 9\text{A}$
C _{iss} Input Capacitance	ALL	350*	600	800*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0 \text{ MHz}$ See Fig. 10
C _{oss} Output Capacitance	ALL	150*	300	500*	pF	
C _{rss} Reverse Transfer Capacitance	ALL	50*	100	150*	pF	
t _{d(on)} Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \cong 36\text{V}$, $I_D = 9\text{A}$, $Z_\theta = 15\Omega$
t _r Rise Time	ALL	-	-	75*	ns	(See Figs. 13 and 14)
t _{d(off)} Turn-Off Delay Time	ALL	-	-	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	-	-	45*	ns	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C/W}$	
R _{thCS} Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

Body-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	2N6755	-	-	12*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6756	-	-	14*	A	
I _{SM} Pulsed Source Current (Body Diode)	2N6755	-	-	25	A	
	2N6756	-	-	30	A	
V _{SD} Diode Forward Voltage (1)	2N6755	0.85*	-	1.7*	V	$T_C = 25^\circ\text{C}$, $I_S = 12\text{A}$, $V_{GS} = 0$
	2N6756	0.90*	-	1.8*	V	$T_C = 25^\circ\text{C}$, $I_S = 14\text{A}$, $V_{GS} = 0$
t _{rr} Reverse Recovery Time	ALL	-	300	-	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q _{RR} Reverse Recovered Charge	ALL	-	4.0	-	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$

* JEDEC registered values. (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics




Fig. 5 - Typical Saturation Characteristics (2N6755)




Fig. 6 - Typical Saturation Characteristics (2N6756)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

2N6755, 2N6756




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms

August 1991

Features

- 8A and 9A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$ and 0.6Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6757 and 2N6758 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

These types are supplied in the JEDEC TO-204AA steel package.


Package

TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6757	2N6758	UNITS
Drain-Source Voltage	150*	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	150*	200*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	8.0*	9.0*	A
$T_C = +100^\circ\text{C}$	5.0*	6.0*	A
Pulsed Drain Current	12	15	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11)	30*	30*	W
Linear Derating Factor (See Figure 11)	0.6*	0.6*	W/°C
Inductive Current, Clamped	12	15	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	-55 to +150*	-55 to +150*	°C
Maximum Lead Temperature for Soldering	300*	300*	°C
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6757, 2N6758


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain - Source Breakdown Voltage	2N6757	150	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
	2N6758	200	-	-	V	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$
I _{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I _{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I _{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 125^\circ\text{C}$
V _{DS(on)} Static Drain-Source On-State Voltage (1)	2N6757	-	-	4.8*	V	$V_{GS} = 10\text{V}$, $I_D = 8\text{A}$
	2N6758	-	-	3.6*	V	$V_{GS} = 10\text{V}$, $I_D = 9\text{A}$
R _{DSON} Static Drain-Source On-State Resistance (1)	2N6757	-	0.4	0.6*	Ω	$V_{GS} = 10\text{V}$, $I_D = 5\text{A}$
	2N6758	-	0.25	0.4*	Ω	$V_{GS} = 10\text{V}$, $I_D = 6\text{A}$
R _{DSON} Static Drain-Source On-State Resistance (1)	2N6757	-	-	1.13*	Ω	$V_{GS} = 10\text{V}$, $I_D = 5\text{A}$, $T_C = 125^\circ\text{C}$
	2N6758	-	-	0.75*	Ω	$V_{GS} = 10\text{V}$, $I_D = 6\text{A}$, $T_C = 125^\circ\text{C}$
g _{fs} Forward Transconductance (1)	ALL	3.0*	5.0	9.0*	S (1/3)	$V_{DS} = 15\text{V}$, $I_D = 6\text{A}$
C _{iss} Input Capacitance	ALL	350*	600	800*	pF	
C _{oss} Output Capacitance	ALL	100*	250	450*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0 \text{ MHz}$ See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	40*	80	150*	pF	
t _{d(on)} Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \cong 90\text{V}$, $I_D = 6\text{A}$, $Z_\theta = 15\Omega$
t _r Rise Time	ALL	-	-	50*	ns	(See Figs. 13 and 14)
t _{d(off)} Turn-Off Delay Time	ALL	-	-	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	-	-	40*	ns	

Thermal Resistance

R _{thJC} Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C}/\text{W}$	
R _{thCS} Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C}/\text{W}$	Free Air Operation

Body-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	2N6757	-	-	8.0*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6758	-	-	9.0*	A	
I _{SM} Pulsed Source Current (Body Diode)	2N6757	-	-	12	A	
	2N6758	-	-	15	A	
V _{SD} Diode Forward Voltage (1)	2N6757	0.75*	-	1.50*	V	$T_C = 25^\circ\text{C}$, $I_S = 8\text{A}$, $V_{GS} = 0$
	2N6758	0.80*	-	1.60*	V	$T_C = 25^\circ\text{C}$, $I_S = 9\text{A}$, $V_{GS} = 0$
t _{rr} Reverse Recovery Time	ALL	-	650	-	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q _{RR} Reverse Recovered Charge	ALL	-	10	-	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$

*JEDEC registered values. (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit



Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics

2N6757, 2N6758




Fig. 5 - Typical Saturation Characteristics (2N6757)




Fig. 6 - Typical Saturation Characteristics (2N6758)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

4
N-CHANNEL
POWER MOSFETS

2N6757, 2N6758




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 13 - Switching Time Test Circuit




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 14 - Switching Time Waveforms

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$ and 1.5Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6759 and 2N6760 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6759	2N6760	UNITS
Drain-Source Voltage	V_{DS} 350*	400*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR} 350*	400*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	I_D 4.5*	5.5*	A
$T_C = +100^\circ\text{C}$	I_D 3.0*	3.5*	A
Pulsed Drain Current	I_{DM} 7.0	8.0	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	P_D 75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11)	P_D 30*	30*	W
Linear Derating Factor (See Figure 11)	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 7.0	8.0	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6759, 2N6760


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain - Source Breakdown Voltage	2N6759	350	-	-	V	V _{GS} = 0
	2N6760	400	-	-	V	I _D = 1.0 mA
V _{GS(th)} Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	V _{DS} = V _{GS} , I _D = 1 mA
I _{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	V _{GS} = 20V
I _{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	V _{GS} = -20V
I _{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	V _{DS} = Max. Rating, V _{GS} = 0
		-	0.2	4.0*	mA	V _{DS} = Max. Rating, V _{GS} = 0, T _C = 125°C
V _{DS(on)} Static Drain-Source On-State Voltage (1)	2N6759	-	-	7.0*	V	V _{GS} = 10V, I _D = 4.5A
	2N6760	-	-	6.7*	V	V _{GS} = 10V, I _D = 5.5A
R _{DS(on)} Static Drain-Source On-State Resistance (1)	2N6759	-	1.0	1.5*	Ω	V _{GS} = 10V, I _D = 3A
	2N6760	-	0.8	1.0*	Ω	V _{GS} = 10V, I _D = 3.5A
R _{DS(on)} Static Drain-Source On-State Resistance (1)	2N6759	-	-	3.3*	Ω	V _{GS} = 10V, I _D = 3A, T _C = 125°C
	2N6760	-	-	2.2*	Ω	V _{GS} = 10V, I _D = 3.5A, T _C = 125°C
g _{fs} Forward Transconductance (1)	ALL	3.0*	4.5	9.0*	S (Ω)	V _{DS} = 15V, I _D = 3.5A
C _{iss} Input Capacitance	ALL	350*	600	800*	pF	V _{GS} = 0, V _{DS} = 25V, f = 1.0 MHz
C _{oss} Output Capacitance	ALL	50*	150	300*	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	20*	40	80*	pF	
t _{d(on)} Turn-On Delay Time	ALL	-	-	30*	ns	V _{DD} ≅ 175V, I _D = 3.5A, Z _o = 1Ω
t _r Rise Time	ALL	-	-	35*	ns	(See Figs. 13 and 14)
t _{d(off)} Turn-Off Delay Time	ALL	-	-	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	-	-	35*	ns	

Thermal Resistance

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
R _{thJC} Junction-to-Case	ALL	-	-	1.67*	°C/W	
R _{thCS} Case-to-Sink	ALL	-	0.1	-	°C/W	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	-	-	30	°C/W	Free Air Operation

Body-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode)	2N6759	-	-	4.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6760	-	-	5.5*	A	
I _{SM} Pulsed Source Current (Body Diode)	2N6759	-	-	7.0	A	
	2N6760	-	-	8.0	A	
V _{SD} Diode Forward Voltage (1)	2N6759	0.70*	-	1.4*	V	T _C = 25°C, I _S = 4.5A, V _{GS} = 0
	2N6760	0.75*	-	1.5*	V	T _C = 25°C, I _S = 5.5A, V _{GS} = 0
t _{rr} Reverse Recovery Time	ALL	-	550	-	ns	T _J = 150°C, I _F = I _{SM} , dI _F /dt = 100 A/μs
Q _{RR} Reverse Recovered Charge	ALL	-	8.0	-	μC	T _J = 150°C, I _F = I _{SM} , dI _F /dt = 100 A/μs

*JEDEC registered values. (1) Pulse Test: Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics

2N6759, 2N6760




Fig. 5 - Typical Saturation Characteristics (2N6759)




Fig. 6 - Typical Saturation Characteristics (2N6760)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

2N6759, 2N6760




Fig. 11 – Power Vs. Temperature Derating Curve




Fig. 12 – Typical Body-Drain Diode Forward Voltage




Fig. 13 – Switching Time Test Circuit




Fig. 14 – Switching Time Waveforms

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$ and 2.0Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6761 and 2N6762 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6761	2N6762	UNITS
Drain-Source Voltage	V_{DS} 450*	500*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR} 450*	500*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	I_D 4.0*	5.5*	A
$T_C = +100^\circ\text{C}$	I_D 2.5*	3.0*	A
Pulsed Drain Current	I_{DM} 6.0	7.0	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	P_D 75*	75*	W
$T_C = +100^\circ\text{C}$ (See Figure 11)	P_D 30*	30*	W
Linear Derating Factor (See Figure 11)	0.6*	0.6*	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 6.0	7.0	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6761, 2N6762


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	2N6761	450	-	-	V	$V_{GS} = 0$
	2N6762	500	-	-	V	$I_D = 4.0 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$
I_{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I_{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0, T_C = 25^\circ\text{C to } 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage (1)	2N6761	-	-	8.0*	V	$V_{GS} = 10\text{V}, I_D = 4\text{A}$
	2N6762	-	-	7.7*	V	$V_{GS} = 10\text{V}, I_D = 4.5\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (1)	2N6761	-	1.5	2.0*	Ω	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}$
	2N6762	-	1.3	1.5*	Ω	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (1)	2N6761	-	-	4.4*	Ω	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}, T_C = 125^\circ\text{C}$
	2N6762	-	-	3.3*	Ω	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}, T_C = 125^\circ\text{C}$
g_{fs} Forward Transconductance (1)	ALL	2.5*	3.5	7.5*	S (V)	$V_{DS} = 16\text{V}, I_D = 3\text{A}$
C_{iss} Input Capacitance	ALL	350*	600	800*	pF	$V_{GS} = 0, V_{DS} = 25\text{V}, f = 1.0 \text{ MHz}$
C_{oss} Output Capacitance	ALL	25*	100	200*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	ALL	15*	30	60*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	-	-	30*	ns	$V_{DD} \cong 225\text{V}, I_D = 3\text{A}, Z_o = 15\Omega$
t_r Rise Time	ALL	-	-	30*	ns	(See Figs. 13 and 14)
$t_d(off)$ Turn-Off Delay Time	ALL	-	-	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	-	-	30*	ns	

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	-	-	1.67*	$^\circ\text{C/W}$	
R_{thCS} Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and gressed.
R_{thJA} Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

Body-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	2N6761	-	-	4.0*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6762	-	-	4.5*	A	
I_{SM} Pulsed Source Current (Body Diode)	2N6761	-	-	6.0	A	
	2N6762	-	-	7.0	A	
V_{SD} Diode Forward Voltage (1)	2N6761	0.65*	-	1.3*	V	$T_C = 25^\circ\text{C}, I_S = 4\text{A}, V_{GS} = 0$
	2N6762	0.7*	-	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 4.5\text{A}, V_{GS} = 0$
t_{rr} Reverse Recovery Time	ALL	-	500	-	ns	$T_J = 150^\circ\text{C}, I_F = I_{SM}, dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	-	7.0	-	μC	$T_J = 150^\circ\text{C}, I_F = I_{SM}, dI_F/dt = 100 \text{ A}/\mu\text{s}$

*JEDEC registered values. (1) Pulse Test: Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 - Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics




Fig. 5 - Typical Saturation Characteristics (2N6761)




Fig. 6 - Typical Saturation Characteristics (2N6762)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

4
N-CHANNEL
POWER MOSFETS

2N6761, 2N6762




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms

N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- 31A and 38A, 60V - 100V
- $r_{DS(on)} = 0.08\Omega$ and 0.055Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6763 and 2N6764 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6763	2N6764	UNITS	
Drain-Source Voltage	V_{DS}	60*	100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR}	60*	100*	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$	I_D	31	38	A
$T_C = +100^\circ\text{C}$	I_D	20	24	A
Pulsed Drain Current	I_{DM}	60	70	A
Gate-Source Voltage	V_{GS}	$\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$ (See Figure 11)	P_D	150*	150*	W
$T_C = +100^\circ\text{C}$ (See Figure 11)	P_D	60*	60*	W
Linear Derating Factor (See Figure 11)		1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	60	70	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)				
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L	300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

*JEDEC registered values

Specifications 2N6763, 2N6764

ELECTRICAL CHARACTERISTICS @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	2N6763	60	-	-	V	$V_{GS} = 0$
	2N6764	100	-	-	V	$I_D = 1.0\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$
I_{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I_{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$
		-	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage ^①	2N6763	-	-	2.48*	V	$V_{GS} = 10\text{V}$, $I_D = 31\text{A}$
	2N6764	-	-	2.09*	V	$V_{GS} = 10\text{V}$, $I_D = 38\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6763	-	0.06	0.08*	Ω	$V_{GS} = 10\text{V}$, $I_D = 20\text{A}$
	2N6764	-	0.045	0.055*	Ω	$V_{GS} = 10\text{V}$, $I_D = 24\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6763	-	-	0.136*	Ω	$V_{GS} = 10\text{V}$, $I_D = 20\text{A}$, $T_C = 125^\circ\text{C}$
	2N6764	-	-	0.094*	Ω	$V_{GS} = 10\text{V}$, $I_D = 24\text{A}$, $T_C = 125^\circ\text{C}$
g_{fs} Forward Transconductance ^①	ALL	9.0*	12.5	27*	S (S)	$V_{DS} = 15\text{V}$, $I_D = 24\text{A}$
C_{iss} Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	ALL	500*	1000	1500*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	ALL	150*	350	500*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	-	-	35*	ns	$V_{DD} \cong 24\text{V}$, $I_D = 24\text{A}$, $Z_o = 4.7\Omega$
t_r Rise Time	ALL	-	-	100*	ns	(See Figs. 13 and 14)
$t_d(off)$ Turn-Off Delay Time	ALL	-	-	125*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	-	-	100*	ns	

THERMAL RESISTANCE

R_{thJC} Junction-to-Case	ALL	-	-	0.83*	$^\circ\text{C/W}$	
R_{thCS} Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

BODY-DRAIN DIODE RATINGS AND CHARACTERISTICS

I_S Continuous Source Current (Body Diode)	2N6763	-	-	31*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	2N6764	-	-	38*		
I_{SM} Pulsed Source Current (Body Diode)	2N6763	-	-	60	A	
	2N6764	-	-	70		
V_{SD} Diode Forward Voltage ^①	2N6763	0.90*	-	1.8*	V	$T_C = 25^\circ\text{C}$, $I_S = 31\text{A}$, $V_{GS} = 0$
	2N6764	0.95*	-	1.9*	V	$T_C = 25^\circ\text{C}$, $I_S = 38\text{A}$, $V_{GS} = 0$
t_{rr} Reverse Recovery Time	ALL	-	500	-	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	-	10	-	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$

*JEDEC registered values. ^① Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.




Fig. 2 - Clamped inductive waveforms.




Fig. 3 - Typical output characteristics.




Fig. 4 - Typical transfer characteristics.




Fig. 5 - Typical saturation characteristics for the 2N6763.




Fig. 6 - Typical saturation characteristics for the 2N6764.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Maximum safe operating areas.

2N6763, 2N6764




Fig. 9 - Typical normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Power vs. temperature derating curve.




Fig. 12 - Typical body-drain diode forward voltage.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 25A and 30A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$ and 0.12Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6765 and 2N6766 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6765	2N6766	UNITS
Drain-Source Voltage	V_{DS} 150*	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR} 150*	200*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	I_D 25*	30*	A
$T_C = +100^\circ\text{C}$	I_D 16*	19*	A
Pulsed Drain Current	I_{DM} 50	60	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	P_D 150*	150*	W
$T_C = +100^\circ\text{C}$ (See Figure 11)	P_D 60*	60*	W
Linear Derating Factor (See Figure 11)	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 50	60	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6765, 2N6766


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain – Source Breakdown Voltage	2N6765	150	–	–	V	$V_{GS} = 0$ $I_D = 1.0\text{ mA}$
	2N6766	200	–	–	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	–	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1\text{ mA}$
I_{GSSF} Gate – Body Leakage Forward	ALL	–	–	100*	nA	$V_{GS} = 20\text{V}$
I_{GSSR} Gate – Body Leakage Reverse	ALL	–	–	100*	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	–	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$
		–	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 125^\circ\text{C}$
$V_{DS(on)}$ Static Drain-Source On-State Voltage ^①	2N6765	–	–	3.0*	V	$V_{GS} = 10\text{V}$, $I_D = 25\text{A}$
	2N6766	–	–	2.7*	V	$V_{GS} = 10\text{V}$, $I_D = 30\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6765	–	0.09	0.12*	Ω	$V_{GS} = 10\text{V}$, $I_D = 16\text{A}$
	2N6766	–	0.07	0.085*	Ω	$V_{GS} = 10\text{V}$, $I_D = 19\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6765	–	–	0.216*	Ω	$V_{GS} = 10\text{V}$, $I_D = 16\text{A}$, $T_C = 125^\circ\text{C}$
	2N6766	–	–	0.153*	Ω	$V_{GS} = 10\text{V}$, $I_D = 19\text{A}$, $T_C = 125^\circ\text{C}$
g_{fs} Forward Transconductance ^①	ALL	9.0*	15.5	27*	S (Ω)	$V_{DS} = 15\text{V}$, $I_D = 19\text{A}$
C_{iss} Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0\text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	450*	800	1200*	pF	
C_{rss} Reverse Transfer Capacitance	ALL	150*	300	500*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	–	–	35*	ns	$V_{DD} \cong 95\text{V}$, $I_D = 19\text{A}$, $Z_o = 4.7\Omega$
t_r Rise Time	ALL	–	–	100*	ns	(See Figs. 13 and 14)
$t_d(off)$ Turn-Off Delay Time	ALL	–	–	125*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	–	–	100*	ns	

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	–	–	0.83*	$^\circ\text{C/W}$	
R_{thCS} Case-to-Sink	ALL	–	0.1	–	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	–	–	30	$^\circ\text{C/W}$	Typical socket mount

Body-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	2N6765	–	–	25*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6766	–	–	30*	A	
I_{SM} Pulsed Source Current (Body Diode)	2N6765	–	–	50	A	
	2N6766	–	–	60	A	
V_{SD} Diode Forward Voltage ^①	2N6765	0.85*	–	1.7*	V	$T_C = 25^\circ\text{C}$, $I_S = 25\text{A}$, $V_{GS} = 0$
	2N6766	0.9*	–	1.8*	V	$T_C = 25^\circ\text{C}$, $I_S = 30\text{A}$, $V_{GS} = 0$
t_{rr} Reverse Recovery Time	ALL	–	500	–	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	–	10	–	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$

*JEDEC registered values. ^① Pulse Test: Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$




Fig. 1 – Clamped Inductive Test Circuit




Fig. 2 – Clamped Inductive Waveforms




Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics




Fig. 5 - Typical Saturation Characteristics (2N6765)




Fig. 6 - Typical Saturation Characteristics (2N6766)




Fig. 7 - Typical Transconductance Vs. Drain Current




Fig. 8 - Maximum Safe Operating Area

2N6765, 2N6766




Fig. 9 - Normalized Typical On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Power Vs. Temperature Derating Curve




Fig. 12 - Typical Body-Drain Diode Forward Voltage




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms

N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- 12A and 14A, 350V - 400V
- $r_{DS(on)} = 0.4\Omega$ and 0.3Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6767 and 2N6768 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6767	2N6768	UNITS
Drain-Source Voltage	350*	400*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	350*	400*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	12*	14*	A
$T_C = +100^\circ\text{C}$	7.75*	9*	A
Pulsed Drain Current	20	25	A
Gate-Source Voltage	$\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	150*	150*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped	20	25	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	-55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	2N6767	350	-	-	V	$V_{GS} = 0$ $I_D = 1.0 \text{ mA}$
	2N6768	400	-	-	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	-	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$
I_{GSSF} Gate - Body Leakage Forward	ALL	-	-	100*	nA	$V_{GS} = 20\text{V}$
I_{GSSR} Gate - Body Leakage Reverse	ALL	-	-	100*	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	-	0.1	1.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$ $V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 125^\circ\text{C}$
		-	0.2	4.0*	mA	
$V_{DS(on)}$ Static Drain-Source On-State Voltage ^①	2N6767	-	-	5.4*	V	$V_{GS} = 10\text{V}$, $I_D = 12\text{A}$ $V_{GS} = 10\text{V}$, $I_D = 14\text{A}$
	2N6768	-	-	5.6*	V	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6767	-	0.3	0.4*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7.75\text{A}$ $V_{GS} = 10\text{V}$, $I_D = 9.0\text{A}$
	2N6768	-	0.25	0.3*	Ω	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6767	-	-	0.88*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7.75\text{A}$, $T_C = 125^\circ\text{C}$ $V_{GS} = 10\text{V}$, $I_D = 9.0\text{A}$, $T_C = 125^\circ\text{C}$
	2N6768	-	-	0.66*	Ω	
g_{fs} Forward Transconductance ^①	ALL	8.0*	11.0	24*	S (U)	$V_{DS} = 15\text{V}$, $I_D = 9.0\text{A}$
C_{iss} Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0 \text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	200*	400	600*	pF	
C_{rss} Reverse Transfer Capacitance	ALL	50*	100	200*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	-	-	35*	ns	$V_{DD} \cong 180\text{V}$, $I_D = 9.0\text{A}$, $Z_o = 4.7\Omega$ (See Figs. 13 and 14)
t_r Rise Time	ALL	-	-	65*	ns	
$t_d(off)$ Turn-Off Delay Time	ALL	-	-	150*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	-	-	75*	ns	

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	-	-	0.83*	$^\circ\text{C/W}$	
R_{thCS} Case-to-Sink	ALL	-	0.1	-	$^\circ\text{C/W}$	Mounting surface flat, smooth, and gressed.
R_{thJA} Junction-to-Ambient	ALL	-	-	30	$^\circ\text{C/W}$	Free Air Operation

Body-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	2N6767	-	-	12*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6768	-	-	14*	A	
I_{SM} Pulsed Source Current (Body Diode)	2N6767	-	-	20	A	
	2N6768	-	-	25	A	
V_{SD} Diode Forward Voltage ^①	2N6767	0.8*	-	1.6*	V	$T_C = 25^\circ\text{C}$, $I_S = 12\text{A}$, $V_{GS} = 0$
	2N6768	0.85*	-	1.7*	V	$T_C = 25^\circ\text{C}$, $I_S = 14\text{A}$, $V_{GS} = 0$
t_{rr} Reverse Recovery Time	ALL	-	1000	-	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	-	25	-	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$

*JEDEC registered values. ^① Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.



Fig. 2 - Clamped inductive waveforms.

2N6767, 2N6768




Fig. 3 - Typical output characteristics for both types.




Fig. 4 - Typical transfer characteristics for both types.




Fig. 5 - Typical saturation characteristics for the 2N6767.




Fig. 6 - Typical saturation characteristics for the 2N6768.




Fig. 7 - Typical transconductance versus drain current for both types.




Fig. 8 - Maximum safe operating area for both types.

2N6767, 2N6768




Fig. 9 - Typical normalized on-resistance versus temperature for both types.




Fig. 10 - Typical capacitance versus drain-to-source voltage for both types.




Fig. 11 - Power versus temperature derating curve for both types.




Fig. 12 - Typical body-drain diode forward voltage for both types.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms

N-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- 11A and 12A, 450V - 500V
- $r_{DS(on)} = 0.5\Omega$ and 0.4Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6769 and 2N6770 are n-channel enhancement-mode silicon-gate power MOS field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


These types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6769	2N6770	UNITS
Drain-Source Voltage	V_{DS} 450*	500*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	V_{DGR} 450*	500*	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	I_D 11	12	A
$T_C = +100^\circ\text{C}$	I_D 7	7.75	A
Pulsed Drain Current	I_{DM} 20	25	A
Gate-Source Voltage	V_{GS} $\pm 20^*$	$\pm 20^*$	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ (See Figure 11)	P_D 150*	150*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 11)	1.2*	1.2*	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 20	25	A
(See Figures 1 and 2, $L = 100\mu\text{H}$)			
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300*	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

*JEDEC registered values

Specifications 2N6769, 2N6770


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain – Source Breakdown Voltage	2N6769	450	–	–	V	$V_{GS} = 0$ $I_D = 4.0 \text{ mA}$
	2N6770	500	–	–	V	
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0*	–	4.0*	V	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$
I_{GSSF} Gate – Body Leakage Forward	ALL	–	–	100*	nA	$V_{GS} = 20\text{V}$
I_{GSSR} Gate – Body Leakage Reverse	ALL	–	–	100*	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	–	0.1	1.0*	mA	$V_{DS} = 0.8 \times \text{Max. Rating}$, $V_{GS} = 0$
		–	0.2	4.0*	mA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$, $T_C = 25^\circ\text{C}$ to 125°C
$V_{DS(on)}$ Static Drain-Source On-State Voltage ^①	2N6769	–	–	6.0*	V	$V_{GS} = 10\text{V}$, $I_D = 11\text{A}$
	2N6770	–	–	6.0*	V	$V_{GS} = 10\text{V}$, $I_D = 12\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6769	–	0.4	0.5*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7\text{A}$
	2N6770	–	0.3	0.4*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7.75\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^①	2N6769	–	–	1.1*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7.0\text{A}$, $T_C = 125^\circ\text{C}$
	2N6770	–	–	0.88*	Ω	$V_{GS} = 10\text{V}$, $I_D = 7.75\text{A}$, $T_C = 125^\circ\text{C}$
g_{fs} Forward Transconductance ^①	ALL	8.0*	12.0	24*	S (Ω)	$V_{GS} = 10\text{V}$, $I_D = 7.75\text{A}$
C_{iss} Input Capacitance	ALL	1000*	2000	3000*	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1.0 \text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	200*	400	600*	pF	
C_{rss} Reverse Transfer Capacitance	ALL	50*	100	200*	pF	
$t_d(on)$ Turn-On Delay Time	ALL	–	–	35*	ns	$V_{DD} \cong 210\text{V}$, $I_D = 7.75\text{A}$, $Z_o = 4.7\Omega$ (See Figs. 13 and 14)
t_r Rise Time	ALL	–	–	50*	ns	
$t_d(off)$ Turn-Off Delay Time	ALL	–	–	150*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	–	–	70*	ns	

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	–	–	0.83*	$^\circ\text{C/W}$	
R_{thCS} Case-to-Sink	ALL	–	0.1	–	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	–	–	30	$^\circ\text{C/W}$	Free Air Operation

Body-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	2N6769	–	–	11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	2N6770	–	–	12*		
I_{SM} Pulsed Source Current (Body Diode)	2N6769	–	–	20	A	
	2N6770	–	–	25		
V_{SD} Diode Forward Voltage ^①	2N6769	0.75*	–	1.5*	V	$T_C = 25^\circ\text{C}$, $I_S = 11\text{A}$, $V_{GS} = 0$
	2N6770	0.80*	–	1.6*	V	$T_C = 25^\circ\text{C}$, $I_S = 12\text{A}$, $V_{GS} = 0$
t_{rr} Reverse Recovery Time	ALL	–	1300	–	ns	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	–	7.4	–	μC	$T_J = 150^\circ\text{C}$, $I_F = I_{SM}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$

*JEDEC registered values. ^① Pulse Test: Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$




Fig. 1 - Clamped inductive test circuit.




Fig. 2 - Clamped inductive waveforms.

2N6769, 2N6770




Fig. 3 - Typical output characteristics for both types.




Fig. 4 - Typical transfer characteristics for both types.




Fig. 5 - Typical saturation characteristics for the 2N6769.




Fig. 6 - Typical saturation characteristics for the 2N6770.




Fig. 7 - Typical transconductance versus drain current for both types.




Fig. 8 - Maximum safe operating area for both types.

4
N-CHANNEL
POWER MOSFETS

2N6769, 2N6770




Fig. 9 - Typical normalized on-resistance versus temperature for both types.




Fig. 10 - Typical capacitance versus drain-to-source voltage for both types.




Fig. 11 - Power versus temperature derating curve for both types.




Fig. 12 - Typical body-drain diode forward voltage for both types.




Fig. 13 - Switching time test circuit.




Fig. 14 - Switching time waveforms

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features

- 3.5A, 100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6782 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6782 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6782	UNITS
Drain-Source Voltage (Note 1)	100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3.5*	A
$T_C = +100^\circ\text{C}$	2.25*	A
Pulsed Drain Current (Note 2)	14*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	3.50*	A
Pulse Source Current (Body Diode) (Note 2)	14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	15*	W
Linear Derating Factor (See Figure 14)	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped	14	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

NOTES:

1. $T_J = +25^\circ\text{C}$ to +150 $^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

Specifications 2N6782

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$B_{V_{DS}}$ Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0\text{V}, I_D = 0.25\text{mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 100\text{V}, V_{GS} = 0\text{V}$
			1000*	μA	$V_{DS} = 80\text{V}, V_{GS} = 0\text{V}, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ②	—	—	2.1*	V	$V_{GS} = 10\text{V}, I_D = 3.5\text{A}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	—	0.5	0.6*	Ω	$V_{GS} = 10\text{V}, I_D = 2.25\text{A}, T_C = 25^\circ\text{C}$
			1.08*	Ω	$V_{GS} = 10\text{V}, I_D = 2.25\text{A}, T_C = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ②	0.75*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 3.5\text{A}, V_{GS} = 0\text{V}$
g_{fs} Forward Transconductance ②	1.0*	1.5	3.0*	S(D)	$V_{DS} = 5\text{V}, I_D = 2.25\text{A}$
C_{iss} Input Capacitance	80*	135	200*	pF	$V_{DS} = 0\text{V}, V_{GS} = 25\text{V}, f = 1.0\text{MHz}$
C_{oss} Output Capacitance	40*	80	100*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	10*	20	25*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	15*	ns	$V_{DD} \approx 34\text{V}, I_D = 2.25\text{A}, Z_o = 500$
t_r Rise Time	—	—	25*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	25*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	20*	ns	
SOA Safe Operating Area	15	—	—	W	$V_{DS} = 80\text{V}, I_D = 188\text{mA}$, See Fig. 16.
	15	—	—	W	$V_{DS} = 4.28\text{V}, I_D = 3.5\text{A}$, See Fig. 16.

Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	8.33*	$^\circ\text{C/W}$	
$R_{\theta JA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	200	ns	$T_J = 150^\circ\text{C}, I_F = 3.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{RR} Reverse Recovered Charge	1.0	μC	$T_J = 150^\circ\text{C}, I_F = 3.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{on} Forward Turn-on Time	intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$		

- ① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

*JEDEC registered value




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Switching Time Test Circuit




Fig. 16 - Safe Operating Area Test Circuit

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features


- 2.25A, 200V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6784 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6784 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6784	UNITS
Drain-Source Voltage	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	2.25*	A
$T_C = +100^\circ\text{C}$	1.5*	A
Pulsed Drain Current (Note 2)	9*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	2.25*	A
Pulse Source Current (Body Diode) (Note 2)	9*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	15*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped	9	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ^a	—	—	3.37*	V	$V_{GS} = 10V, I_D = 2.25A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	1.0	1.5*	Ω	$V_{GS} = 10V, I_D = 1.5A, T_A = 25^\circ\text{C}$
	—	—	2.81*	Ω	$V_{GS} = 10V, I_D = 1.5A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.7*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 2.25A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	0.9*	1.3	2.7*	S(t)	$V_{DS} = 5V, I_D = 1.5A$
C_{iss} Input Capacitance	60*	135	200*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	20*	60	80*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	5.0*	16	25*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	15*	ns	$V_{DD} \approx 75V, I_D = 1.5A, Z_o = 50\Omega$
t_r Rise Time	—	—	20*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	30*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	20*	ns	
SOA Safe Operating Area	15	—	—	W	$V_{DS} = 160V, I_D = 94\text{ mA}$, See Fig. 16.
	15	—	—	W	$V_{DS} = 6.67V, I_D = 2.25A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	8.33*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	290	ns	$T_J = 150^\circ\text{C}, I_F = 2.25A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	2.0	μC	$T_J = 150^\circ\text{C}, I_F = 2.25A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^a Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.

2N6784






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHO063 CASE GROUNDED
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V.



NOTES
 WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0 V_{dc}$.

Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features


- 1.25A, 400V
- $r_{DS(on)} = 3.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6786 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6786 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6786	UNITS
Drain-Source Voltage	400*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	1.25*	A
$T_C = +100^\circ\text{C}$	0.8*	A
Pulsed Drain Current	5.5*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	1.25*	A
Pulse Source Current	5.5*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	15*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.12*	W/ $^\circ\text{C}$
Inductive Current, Clamped	5.5	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

Specifications 2N6786

ELECTRICAL CHARACTERISTICS at $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS	
		Min.	Typ.	Max.		
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{ V}, I_D = 0.25\text{ mA}$	400*	—	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.5\text{ mA}$	2.0*	—	4.0*	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	—	—	100*	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	—	—	100*	
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	—	—	250*	μA
		$V_{DS} = 320\text{ V}, V_{GS} = 0\text{ V}, T_C = 125^\circ\text{C}$	—	—	1000*	
On-State Voltage [Ⓐ]	$V_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 1.25\text{ A}$	—	—	4.5*	V
Static Drain-Source On-State Resistance [Ⓐ]	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 25^\circ\text{C}$	—	3.3	3.6*	
		$V_{GS} = 10\text{ V}, I_D = 0.8\text{ A}, T_A = 125^\circ\text{C}$	—	—	7.92*	Ω
Diode Forward Voltage [Ⓐ]	V_{SD}	$T_C = 25^\circ\text{C}, I_S = 1.25\text{ A}, V_{GS} = 0\text{ V}$	0.6*	—	1.4*	V
Forward Transconductance [Ⓐ]	g_{fs}	$V_{DS} = 5\text{ V}, I_D = 0.8\text{ A}$	0.7*	1.2	2.1*	
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$	60*	135	200*	pF
Output Capacitance	C_{oss}	See Fig. 10	15*	35	50*	
Reverse Transfer Capacitance	C_{rss}		2*	8	15*	
Turn-On Delay Time	$t_d(on)$		$V_{DD} \cong 170\text{ V}, I_D = 0.8\text{ A}, Z_o = 50\ \Omega$	—	—	
Rise Time	t_r		See Fig. 15. (MOSFET switching times are essentially independent of operating temperature.)	—	—	20*
Turn-Off Delay Time	$t_d(off)$	—		—	35*	
Fall Time	t_f	—		—	30*	
Safe Operating Area	SOA	$V_{DS} = 200\text{ V}, I_D = 75\text{ mA}$, See Fig. 16.	15	—	—	W
		$V_{DS} = 12\text{ V}, I_D = 1.25\text{ A}$, See Fig. 16.	15	—	—	

THERMAL RESISTANCE


Junction-to-Case	$R_{\theta JC}$	—	—	8.33*	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	—	175	

SOURCE-DRAIN DIODE SWITCHING CHARACTERISTICS (TYPICAL)

Reverse Recovery Time	t_{rr}	$T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$	380	ns
Reverse Recovered Charge	Q_{RR}	$T_J = 150^\circ\text{C}, I_F = 1.25\text{ A}, di_F/dt = 100\text{ A}/\mu\text{s}$	2.7	μC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		


*JEDEC registered value.

[Ⓐ]Pulse Test: Pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.




92GS-44120

Fig. 1 - Typical output characteristics.




92GS-44121

Fig. 2 - Typical transfer characteristics.




92GS-44122

Fig. 3 - Typical saturation characteristics.




92GS-44123

Fig. 4 - Maximum safe operating area.




92GS-44124

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.



92GS-44125

Fig. 6 - Typical transconductance vs. drain current.



92GS-44126

Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.

92GS-44127




Fig. 9 - Normalized on-resistance vs. temperature.

92GS-44128




Fig. 10 - Typical capacitance vs. drain-to-source voltage.

92GS-44129




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

92GS-44130




Fig. 12 - Typical on-resistance vs. drain current.

92GS-44131






Fig. 13 - Maximum drain current vs. case temperature.

92GS-44132



92GS-44133


Fig. 14 - Power vs. temperature derating curve.



NOTES:

1. LH0063 CASE GROUNDED.
2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10 V.

92GS-44134




NOTES:

WHEN MEASURING RISE TIME, V_{GS(ON)} SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, V_{GS(OFF)} SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TEST RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

92GS-44135

Fig. 15 - Switching time test circuit.



NOTES:

1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1-μs PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
2. SELECT R_S SUCH THAT I_D · R_S = 2.5 ± 1 Vdc.

92GS-44136

Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 6.0A, 100V
- $r_{DS(on)} = 0.30\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6788 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6788 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6788	UNITS
Drain-Source Voltage (Note 1)	100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	6.0*	A
$T_C = +100^\circ\text{C}$	3.5*	A
Pulsed Drain Current (Note 2)	24*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	6.0*	A
Pulse Source Current (Body Diode) (Note 2)	24*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	20*	W
Linear Derating Factor (See Figure 14)	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped	24	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

Specifications 2N6788

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{PSS} Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 100V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 80V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ②	—	—	2.10*	V	$V_{GS} = 10V, I_D = 3.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	—	0.25	0.30*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_C = 25^\circ\text{C}$
	—	—	0.54*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_C = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ②	0.8*	—	1.8*	V	$T_C = 25^\circ\text{C}, I_S = 6.0A, V_{GS} = 0V$
g_{fs} Forward Transconductance ②	1.5*	2.9	4.5*	S(Ω)	$V_{DS} = 5V, I_D = 3.5A$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	100*	200	400*	pF	See Fig. 10
C_{riss} Reverse Transfer Capacitance	20*	50	100*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \cong 35V, I_D = 3.5A, Z_\theta = 50\Omega$
t_r Rise Time	—	—	70*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	70*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 80V, I_D = 250\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{GS} = 3.3V, I_D = 60A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	230	ns	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	1.2	μC	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

*JEDEC registered value




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area

4
N-CHANNEL
POWER MOSFETS




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature






Fig. 14 - Power Vs. Temperature Derating Curve




- NOTES:
1. LHM063 CASE GROUNDED.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching Time Test Circuit



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0$ Vdc.

Fig. 16 - Safe Operating Area Test Circuit

August 1991

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

Features

- 3.5A, 200V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6790 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6790 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6790	UNITS
Drain-Source Voltage	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3.5*	A
$T_C = +100^\circ\text{C}$	2.25*	A
Pulsed Drain Current	14*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	3.5*	A
Pulse Source Current (Body Diode) (Note 2)	14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	20*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped	14	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

Specifications 2N6790

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ^a	—	—	2.8*	V	$V_{GS} = 10V, I_D = 3.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	0.50	0.80*	Ω	$V_{GS} = 10V, I_D = 2.25A, T_A = 25^\circ\text{C}$
	—	—	1.50*	Ω	$V_{GS} = 10V, I_D = 2.25A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.7*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	1.5*	2.25	4.5*	S(t)	$V_{DS} = 5V, I_D = 2.25A$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	60*	150	300*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	15*	40	80*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \approx 74V, I_D = 2.25A, Z_o = 50\Omega$
t_r Rise Time	—	—	50*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	50*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 160V, I_D = 125\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{DS} = 5.7V, I_D = 3.5A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	350	ns	$T_J = 150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	2.3	μC	$T_J = 150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^aPulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHM063 CASE GROUNDED.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH=3 μs, PERIOD=1 ms, AMPLITUDE=10V.



- NOTES:
- WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{GS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0$ Vdc.

Fig. 16 - Safe operating area test circuit.

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features


- 2A, 400V
- $r_{DS(on)} = 1.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6792 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6792 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6792	UNITS
Drain-Source Voltage	400*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400*	V
Continuous Drain Current		A
$T_C = +25^\circ\text{C}$	2*	A
$T_C = +100^\circ\text{C}$	1.25*	A
Pulsed Drain Current	10*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	2*	A
Pulse Source Current	10*	A
Maximum Power Dissipation		W
$T_C = +25^\circ\text{C}$ (See Figure 14)	20*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped ($L = 100\mu\text{H}$)	10	A
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300*	$^\circ\text{C}$

*JEDEC registered values

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	400*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 400V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 320V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ^a	—	—	3.6*	V	$V_{GS} = 10V, I_D = 2.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	1.50	1.80*	Ω	$V_{GS} = 10V, I_D = 1.25A, T_A = 25^\circ\text{C}$
	—	—	4.00*	Ω	$V_{GS} = 10V, I_D = 1.25A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.6*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 2.0A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	1.0*	2.0	3.0*	S(t)	$V_{DS} = 5V, I_D = 1.25A$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	40*	100	200*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	5.0*	20	40*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \cong 175V, I_D = 1.25A, Z_o = 50\Omega$
t_r Rise Time	—	—	35*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	60*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	35*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 200V, I_D = 100\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{DS} = 10V, I_D = 2.0A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	450	ns	$T_J = 150^\circ\text{C}, I_F = 2.0A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	3.1	μC	$T_J = 150^\circ\text{C}, I_F = 2.0A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^aPulse Test: Pulse width $\cong 300\mu\text{s}$. Duty Cycle $\cong 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.

4
N-CHANNEL
POWER MOSFETS




Fig. 14 - Power versus temperature derating curve.




Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating area test circuit.

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features

- 1.5A, 500V
- $r_{DS(on)} = 3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6794 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6794 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6794	UNITS
Drain-Source Voltage	500*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	1.5*	A
$T_C = +100^\circ\text{C}$	1*	A
Pulsed Drain Current	6.5*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	1.5*	A
Pulse Source Current	6.5*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	20*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped ($L = 100\mu\text{H}$)	6.5	A
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300*	$^\circ\text{C}$

*JEDEC registered values

4
N-CHANNEL
POWER MOSFETS

Specifications 2N6794

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
V_{DSS}	600*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS}	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS}	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS}	—	—	250*	μA	$V_{DS} = 500V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 400V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$	—	—	4.5*	V	$V_{GS} = 10V, I_D = 1.5A$
$R_{DS(on)}$	—	2.5	3.0*	Ω	$V_{GS} = 10V, I_D = 1.0A, T_A = 25^\circ\text{C}$
	—	—	6.8*	Ω	$V_{GS} = 10V, I_D = 1.0A, T_A = 125^\circ\text{C}$
V_{SD}	0.6*	—	1.2*	V	$T_C = 25^\circ\text{C}, I_S = 1.5A, V_{GS} = 0V$
g_{fs}	1.0*	1.75	3.0*	S(O)	$V_{DS} = 5V, I_D = 1.00A$
C_{iss}	200*	300	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss}	30*	75	150*	pF	See Fig. 10
C_{rds}	5.0*	20	40*	pF	
$t_{d(on)}$	—	—	40*	ns	$V_{DD} \approx 225V, I_D = 1.0A, Z_o = 500$
t_r	—	—	30*	ns	See Fig. 15
$t_{d(off)}$	—	—	60*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f	—	—	30*	ns	
SOA	20	—	—	W	$V_{DS} = 200V, I_D = 100\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{DS} = 13.3V, I_D = 1.5A$, See Fig. 16.

Thermal Resistance

R_{thJC}	Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
R_{thJA}	Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr}	Reverse Recovery Time	600	ns	$T_J = 150^\circ\text{C}, I_F = 1.50A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR}	Reverse Recovered Charge	3.5	μC	$T_J = 150^\circ\text{C}, I_F = 1.50A, dI_F/dt = 100A/\mu\text{s}$
t_{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

* JEDEC registered value

^a Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. L40063 CASE GROUNDED.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH = 3 µs, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0 V_{ds}$.

Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 8.0A, 100V
- $r_{DS(on)} = 0.18\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6796 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6796 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6796	UNITS
Drain-Source Voltage (Note 1)	100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	8.0*	A
$T_C = +100^\circ\text{C}$	5.0*	A
Pulsed Drain Current (Note 2)	32*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	8.0*	A
Pulse Source Current (Body Diode) (Note 2)	32*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Linear Derating Factor (See Figure 14)	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped	32	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

Specifications 2N6796

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 100V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 80V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage (2)	—	—	1.56*	V	$V_{GS} = 10V, I_D = 8.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.14	0.18*	Ω	$V_{GS} = 10V, I_D = 5.0A, T_C = 25^\circ\text{C}$
	—	—	0.35*	Ω	$V_{GS} = 10V, I_D = 5.0A, T_C = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage (2)	0.75*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 8.0A, V_{GS} = 0V$
g_{fs} Forward Transconductance (2)	3.0*	5.5	9.0*	S(D)	$V_{DS} = 5V, I_D = 5.0A$
C_{iss} Input Capacitance	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	150*	300	500*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	50*	100	150*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 30V, I_D = 5.0A, Z_\theta = 50\theta$
t_r Rise Time	—	—	75*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	45*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 80V, I_D = 310\text{ mA}$, See Fig. 16.
	25	—	—	W	$V_{DS} = 3.12V, I_D = 8.0A$, See Fig. 16.

Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	5.0*	C/W	
$R_{\theta JA}$ Junction-to-Ambient	—	—	175	C/W	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	300	ns	$T_J = 150^\circ\text{C}, I_F = 8.0A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	1.5	μC	$T_J = 150^\circ\text{C}, I_F = 8.0A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

*JEDEC registered value




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve






Fig. 15 - Switching Time Test Circuit



NOTES:

WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.



NOTES:

1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0 V_{dc}$.

Fig. 16 - Safe Operating Area Test Circuit

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features


- 5.5A, 200V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6798 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6798 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6798	UNITS
Drain-Source Voltage	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	5.5*	A
$T_C = +100^\circ\text{C}$	3.5*	A
Pulsed Drain Current	22*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	5.5*	A
Pulse Source Current	22*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped	22	A
(L = 100 μH)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

Specifications 2N6798

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
V_{DSS}	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
I_{GSS}	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS}	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS}	—	—	250*	μA	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$	—	—	2.20*	V	$V_{GS} = 10V, I_D = 5.5A$
$R_{DS(on)}$	—	0.25	0.4*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_A = 25^\circ\text{C}$
	—	—	0.75*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_A = 125^\circ\text{C}$
V_{SD}	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 5.5A, V_{GS} = 0V$
g_{fs}	2.5*	4.5	7.5*	S(Ω)	$V_{DS} = 5V, I_D = 3.5A$
C_{iss}	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss}	100*	250	450*	pF	See Fig. 10
C_{rss}	40*	80	150*	pF	
$t_{d(on)}$	—	—	30*	ns	$V_{DD} \approx 77V, I_D = 3.5A, Z_\theta = 50\Omega$
t_r	—	—	50*	ns	See Fig. 15
$t_{d(off)}$	—	—	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f	—	—	40*	ns	
SOA	25	—	—	W	$V_{DS} = 160V, I_D = 155\text{ mA}$, See Fig. 16.
	25	—	—	W	$V_{DS} = 4.5V, I_D = 5.5A$, See Fig. 16.

Thermal Resistance

R_{thJC}	Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
R_{thJA}	Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr}	Reverse Recovery Time	450	ns	$T_J = 150^\circ\text{C}, I_F = 5.5A, di/dt = 100A/\mu\text{s}$
Q_{RR}	Reverse Recovered Charge	3.0	μC	$T_J = 150^\circ\text{C}, I_F = 5.5A, di/dt = 100A/\mu\text{s}$
t_{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^a Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHO063 CASE GROUNDING.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH=3 μs, PERIOD=1 ms, AMPLITUDE=10V.



- NOTES:
- WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0$ Vdc.

Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features


- 3A, 400V
- $r_{DS(on)} = 1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6800 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.


The 2N6800 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6800	UNITS
Drain-Source Voltage	400*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3*	A
$T_C = +100^\circ\text{C}$	2*	A
Pulsed Drain Current	14*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	3*	A
Pulse Source Current	14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped ($L = 100\mu\text{H}$)	14	A
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300*	$^\circ\text{C}$

*JEDEC registered values

Specifications 2N6800

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	400*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 400V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 320V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ^a	—	—	3.0*	V	$V_{GS} = 10V, I_D = 3.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	0.8	1.0*	Ω	$V_{GS} = 10V, I_D = 2.0A, T_A = 25^\circ\text{C}$
	—	—	2.4*	Ω	$V_{GS} = 10V, I_D = 2.0A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 3.0A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	2.0*	3.5	6.0*	S(t)	$V_{DS} = 5V, I_D = 2.0A$
C_{iss} Input Capacitance	350*	700	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	50*	150	300*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	20*	40	80*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 176V, I_D = 2.0A, Z_o = 50\Omega$
t_r Rise Time	—	—	35*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	35*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 200V, I_D = 125\text{ mA}$, See Fig. 16.
	25	—	—	W	$V_{DS} = 8.3V, I_D = 3.0A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	600	ns	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	4.0	μC	$T_J = 150^\circ\text{C}, I_F = 3.0A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^a Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.

4
N-CHANNEL
POWER MOSFETS




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.




Fig. 14 - Power versus temperature derating curve.




Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features

- 3.5A, 500V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6802 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.

The 2N6802 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4
N-CHANNEL
POWER MOSFETS

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6802	UNITS
Drain-Source Voltage	500*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3.5*	A
$T_C = +100^\circ\text{C}$	1.5*	A
Pulsed Drain Current	11*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current	2.5*	A
Pulse Source Current	11*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.20*	W/ $^\circ\text{C}$
Inductive Current, Clamped ($L = 100\mu\text{H}$)	11	A
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300*	$^\circ\text{C}$

*JEDEC registered values

Specifications 2N6802

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	500*	—	—	V	$V_{GS} = 0V, I_D = 0.25 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5 \text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 500V, V_{GS} = 0V$
$V_{DS(on)}$ On-State Voltage ^a	—	—	3.75*	V	$V_{GS} = 10V, I_D = 2.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	1.3	1.5*	Ω	$V_{GS} = 10V, I_D = 1.5A, T_A = 25^\circ\text{C}$
	—	—	3.5*	Ω	$V_{GS} = 10V, I_D = 1.5A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 2.5A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	1.5*	2.5	4.5*	S(Ω)	$V_{DS} = 5V, I_D = 1.5A$
C_{iss} Input Capacitance	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0 \text{ MHz}$
C_{oss} Output Capacitance	25*	100	200*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	15*	30	60*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	30*	ns	$V_{DD} \approx 225V, I_D = 1.5A, Z_o = 50\Omega$
t_r Rise Time	—	—	30*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	30*	ns	
SOA Safe Operating Area	25	—	—	W	$V_{DS} = 200V, I_D = 125 \text{ mA}$, See Fig. 16.
	25	—	—	W	$V_{DS} = 10V, I_D = 2.5A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	800	ns	$T_J = 150^\circ\text{C}, I_F = 2.5A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	4.6	μC	$T_J = 150^\circ\text{C}, I_F = 2.5A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^aPulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LH0063 CASE GROUNDED.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME, V_{GS(on)} SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, V_{GS(off)} SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS'S GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT I_D • R_S = 2.5 ± 1.0 Vdc.

Fig. 16 - Safe operating test circuit.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 30A, 50V
- $r_{DS(on)} = 0.04\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ11 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ11 is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ11	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	50	V
Continuous Drain Current $T_C = +30^\circ\text{C}$	30	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	120	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ11

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	50	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 15\text{ A}$	—	0.03	0.04	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 15\text{ A}$	4.0	8.0	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	750	1100	
Reverse Transfer Capacitance	C_{rss}	—	250	400	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 3\text{ A}$	— —	30 70	45 110	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	180 130	230 170	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1.67			
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$T_c = 25\text{ °C}$	—	—	30	A
Pulsed Reverse Drain Current		—	—	120	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.7	2.6	V
Reverse Recovery Time	t_{rr} $T_j = 25\text{ °C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	Q_{RR} $dI_F/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	0.25	—	μC




Fig. 1 - Maximum safe operating areas for all types.

4
N-CHANNEL
POWER MOSFETS




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 12A, 100V
- $r_{DS(on)} = 0.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ20 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ20 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	BUZ20	UNITS
Drain-Source Voltage	100	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	100	V
Continuous Drain Current $T_C = +30^\circ\text{C}$	12	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	48	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ20

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	100	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ }^\circ\text{C}$ $T_J = 125\text{ }^\circ\text{C}$ $V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 6\text{ A}$	—	0.15	0.2	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 6\text{ A}$	2.7	4.0	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	300	500	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	80	140	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	30 50	45 75	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	110 60	140 80	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1.67			$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ }^\circ\text{C}$	—	—	12	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	48	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ }^\circ\text{C}$	—	1.4	1.8	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ }^\circ\text{C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	Q_{RR} $dI_F/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	1.6	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 19A, 100V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ21 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ21 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ21	UNITS
Drain-Source Voltage	100	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	100	V
Continuous Drain Current $T_C = +55^\circ\text{C}$	19	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	75	A
Single Pulse Avalanche Energy*, EAS	230	mj
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

* $V_{DD} = 25\text{V}$, starting $T_j = 25^\circ\text{C}$, $L = 440\mu\text{H}$, $R_{GS} = 50\Omega$, $I_{peak} = 28\text{A}$, see Figures 14 and 15.

Specifications BUZ21

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	100	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 100 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9 A	-	0.09	0.1	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	4	8	-	S
Input Capacitance	Ciss	VGS = 0 V	-	1500	2000	pF
Output Capacitance	Coss	VDS = 25 V	-	450	700	
Reverse Transfer Capacitance	Crss	f = 1 MHz	-	150	240	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 3 A	- -	30 50	45 75	ns
Turn-Off Time toff (toff = td(off) = tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	170 80	220 110	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

*VDD = 25 V, starting Tj = 25°C, L = 440 μH, Rgs = 50 Ω, Ipeak = 28 A, see figure 14 & 15.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	19	A
Pulsed Reverse Drain Current	IDRM		-	-	75	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.5	2.1	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	200	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.25	-	μC

4

N-CHANNEL
POWER MOSFETS

BUZ21




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 9.5A, 200V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ32 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ32 is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ32	UNITS
Drain-Source Voltage	200	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	200	V
Continuous Drain Current $T_C = +55^\circ\text{C}$	9.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	38	A
Single Pulse Avalanche Energy*, EAS	150	mj
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

* $V_{DD} = 20\text{V}$, starting $T_j = 25^\circ\text{C}$, $L = 3.3\mu\text{H}$, $R_{GS} = 50\Omega$, $I_{peak} = 9\text{A}$, see Figures 14 and 15.

Specifications BUZ32

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	200	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 200 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 4.5 A	-	0.35	0.4	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 4.5 A	2.2	5.0	-	S
Input Capacitance	Ciss	VGS = 0 V	-	1500	2000	pF
Output Capacitance	Coss	VDS = 25 V	-	250	400	
Reverse Transfer Capacitance	Crss	f = 1 MHz	-	70	120	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 2.9 A	- -	30 40	45 60	ns
Turn-Off Time toff (toff = td(off) + tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	110 60	140 80	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

*VDD = 20 V, starting Tj = 25°C, L = 3.37 μHy, Rgs = 50 Ω, Ipeak = 9 A, see figure 14 & 15.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	9.5	A
Pulsed Reverse Drain Current	IDRM		-	-	38	
Diode Forward Voltage	VSD	IF = 2 × IDR VGS = 0 V, Tj = 25°C	-	1.3	1.7	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	400	-	ns
Reverse Recovered Charge	QRR		dIF/dt = 100 A/μs, VR = 100 V	-	6.0	

BUZ32




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.

4
N-CHANNEL
POWER MOSFETs




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features

- 11.5A, 400V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The BUZ351 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The BUZ351 is supplied in the JEDEC TO-218AC plastic package.


Package

TO-218AC
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$). Unless Otherwise Specified

	BUZ351	UNITS
Drain-Source Voltage	400	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400	V
Continuous Drain Current $T_C = +30^\circ\text{C}$	11.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	46	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	125	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ351

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5.5\text{ A}$	—	0.35	0.4	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 5.5\text{ A}$	3.3	4.5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	3.8	4.9	nF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	300	500	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	120	200	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	—	50 80	75 120	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	—	330	430	
		—	110	140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 45			

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	11.5	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	46	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.3	1.7	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1	—	ns
Reverse Recovered Charge	Q_{RR} $di/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	10	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

4
N-CHANNEL
POWER MOSFETs

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 4.5A, 500V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ41A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ41A is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ41A	UNITS
Drain-Source Voltage	500	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500	V
Continuous Drain Current $T_C = +35^\circ\text{C}$	4.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	18	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ41A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	μA
Zero-Gate Voltage Drain Current	I_{DSS} $T_j = 25^\circ\text{ C}$ $T_j = 125^\circ\text{ C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	1.4	1.5	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.5	2.5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	1500	2000	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	110	170	
Reverse Transfer Capacitance	C_{rss}	—	40	70	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.6\text{ A}$	— —	30 40	45 60	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_f$)	$t_{d(off)}$ t_f $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ Ω}$	— —	110 50	140 65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1.67			
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25^\circ\text{ C}$	—	—	4.5	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	18	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25^\circ\text{ C}$	—	1.1	1.5	V
Reverse Recovery Time	t_{rr} $T_j = 25^\circ\text{ C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	6	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 4.0A, 500V
- $r_{DS(on)} = 2.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ42 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ42 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ42	UNITS
Drain-Source Voltage	500	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500	V
Continuous Drain Current $T_C = +55^\circ\text{C}$	40	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	16	A
Single Pulse Avalanche Energy*, EAS	300	mj
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

* $V_{DD} = 50\text{V}$, starting $T_j = 25^\circ\text{C}$, $L = 25\mu\text{Hy}$, $R_{GS} = 25\Omega$, $I_{peak} = 4.5\text{A}$, see Figures 14 and 15

Specifications BUZ42

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	500	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 500 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 2.5 A	-	1.6	2.0	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 2.5 A	1.5	2.5	-	S
Input Capacitance	Ciss	VGS = 0 V	-	1500	2000	pF
Output Capacitance	Coss	VDS = 25 V	-	110	170	
Reverse Transfer Capacitance	Crss	f = 1 MHz	-	40	70	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 2.5 A	- -	30 40	45 60	ns
Turn-Off Time toff (toff = td(off) = tr)	td(off) tr	VGS = 10 V RGS = 50 Ω	- -	110 50	140 65	
Thermal Resistance, Junction-to-Case	RθJC		≤ 1.67			
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

*VDD = 50 V, starting Tj = 25°C, L = 25 μHy, Rgs = 25Ω, Ipeak = 4.5 A, see figure 14 & 15.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	4.0	A
Pulsed Reverse Drain Current	IDRM		-	-	16	
Diode Forward Voltage	VSD	IF = 2 × IDR VGS = 0 V, Tj = 25°C	-	1.1	1.5	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	1200	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 100 V	-	6.0	-	μC

4
N-CHANNEL
POWER MOSFETS

BUZ42




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 9.6A, 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ45 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45 is supplied in the JEDEC TO-204AA plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	BUZ45	UNITS
Drain-Source Voltage	500	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	9.6	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$	38	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	125	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

4

 N-CHANNEL
POWER MOSFETS

Specifications BUZ45

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_1 = 25\text{ °C}$ $T_1 = 125\text{ °C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.55	0.6	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	3800	4900	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	250	400	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	100	170	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$	— —	50 80	75 120	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1			°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 35			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	9.6	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	38	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_1 = 25\text{ °C}$	—	1.3	1.7	V
Reverse Recovery Time	t_{rr} $T_1 = 25\text{ °C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

BUZ45




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 8.3A, 500V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ45A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45A is supplied in the JEDEC TO-204AA plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ45A	UNITS
Drain-Source Voltage	500	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500	V
Continuous Drain Current $T_C = +25^\circ\text{C}$	8.3	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	33	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	125	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

4

 N-CHANNEL
POWER MOSFETS

Specifications BUZ45A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.7	0.8	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	3800	4900	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	250	400	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	100	170	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$	— —	50 80	75 120	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 35			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	8.3	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	33	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.3	1.6	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	Q_{RR} $di/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

BUZ45A




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 10A, 500V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ45B is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ45B is supplied in the JEDEC TO-204AA plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	BUZ45B	UNITS
Drain-Source Voltage	500	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	500	V
Continuous Drain Current $T_C = +35^\circ\text{C}$	10	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	40	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	125	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/66	

Specifications BUZ45B

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	500	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25^\circ\text{ C}$ $T_J = 125^\circ\text{ C}$ $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.49	0.50	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	3800	4900	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	250	400	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	100	170	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	50 80	75 120	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\ \Omega$	— —	330 110	430 140	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1			$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 35			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_c = 25^\circ\text{ C}$	—	—	10	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	40	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25^\circ\text{ C}$	—	1.3	1.7	V
Reverse Recovery Time	t_{rr} $T_J = 25^\circ\text{ C}, I_F = I_{DR}$	—	1200	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	12	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.

BUZ45B




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 5.5A, 400V
- $r_{DS(on)} = 1.0\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ60 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ60 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4
N-CHANNEL POWER MOSFETS

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ60	UNITS
Drain-Source Voltage	400	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400	V
Continuous Drain Current $T_C = +35^\circ\text{C}$	5.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	22	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ60

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	0.9	1	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.7	2.5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	1.5	2	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	120	180	
Reverse Transfer Capacitance	C_{rss}	—	35	60	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.7\text{ A}$	— —	30 40	45 60	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_f$)	$t_{d(off)}$ t_f $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	110 50	140 65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1.67			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	5.5	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	22	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.15	1.6	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	1000	—	ns
Reverse Recovered Charge	Q_{RR} $dI_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	5	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 4.5A, 400V
- $r_{DS(on)} = 1.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ60B is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ60B is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4
N-CHANNEL
POWER MOSFETS

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ60B	UNITS
Drain-Source Voltage	400	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400	V
Continuous Drain Current $T_C = +35^\circ\text{C}$	4.5	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	18	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	75	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ60B

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	$T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$	—	1.2	1.5	Ω
Forward Transconductance	$V_{DS} = 25\text{ V}$ $I_D = 2.5\text{ A}$	1.7	2.5	—	S
Input Capacitance	$V_{GS} = 0\text{ V}$ $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	1.5	2	pF
Output Capacitance		—	120	180	
Reverse Transfer Capacitance		—	35	60	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$V_{CC} = 30\text{ V}$ $I_D = 2.6\text{ A}$ $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	—	30	45	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)		—	40	60	
		—	110	140	
		—	50	65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 1.67			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	$T_c = 25\text{ °C}$	—	1.7	4.5	A
Pulsed Reverse Drain Current		—	—	18	
Diode Forward Voltage	$I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.15	1.50	V
Reverse Recovery Time	$T_J = 25\text{ °C}, I_F = I_{DR}$	—	1000	—	ns
Reverse Recovered Charge	$di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	5	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 14A, 50V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ71 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ71 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ71	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	50	V
Continuous Drain Current $T_C = +55^\circ\text{C}$	14	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	56	A
Single Pulse Avalanche Energy*, EAS	100	mJ
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	40	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

* $V_{DD} = 10\text{V}$, starting $T_j = 25^\circ\text{C}$, $L = 820\mu\text{H}$, $I_{peak} = 14\text{A}$, see Figures 14 and 15.

4

 N-CHANNEL
POWER MOSFETS

Specifications BUZ71

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = +25°C Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS	
			MIN.	TYP.	MAX.		
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	50	-	-	V	
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4		
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 50 V, VGS = 0 V	- -	20 100	250 1000	μA	
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA	
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9A	-	0.09	0.1	Ω	
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	3.0	5.2	-	S	
Input Capacitance	Ciss	VGS = 0 V VDS = 25 V f = 1 MHz	-	480	650	pF	
Output Capacitance	Coss		-	280	450		
Reverse Transfer Capacitance	Crss		-	160	280		
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 3 A	- -	20 55	30 85	ns	
Turn-Off Time toff (toff = td(off) + tr)	td(off) tr		VGS = 10 V RGS = 50 Ω	- -	70 80		90 110
Thermal Resistance, Junction-to-Case	RθJC		≤ 3.1				°C/W
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75				

*VDD = 10 V, starting Tj = 25°C, L = 820 μHy, Ipeak = 14 A, see figure 14 & 15.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	14	A
Pulsed Reverse Drain Current	IDRM		-	-	56	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.6	1.8	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	120	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.15	-	μC

BUZ71




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 13A, 50V
- $r_{DS(on)} = 0.12\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ71A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ71A is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ71A	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	50	V
Continuous Drain Current	13	A
$T_C = +55^\circ\text{C}$		
Pulsed Drain Current	48	A
$T_C = +25^\circ\text{C}$		
Single Pulse Avalanche Energy*, EAS	100	mj
Gate-Source Voltage	± 20	V
Maximum Power Dissipation	40	W
$T_C = +25^\circ\text{C}$		
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

* $V_{DD} = 10\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 820\mu\text{H}$, $I_{peak} = 14\text{A}$, see Figures 14 and 15.

Specifications BUZ71A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = +25°C Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	VGS = 0 V ID = 0.25 mA	50	-	-	V
Gate-Threshold Voltage	VGS(th)	VDS = VGS ID = 1 mA	2.1	3	4	
Zero-Gate Voltage Drain Current	IDSS	Tj = 25°C Tj = 125°C VDS = 50 V, VGS = 0 V	- -	20 100	250 1000	μA
Gate-Source Leakage Current	IGSS	VGS = 20 V VDS = 0 V	-	10	100	nA
Drain-Source on Resistance	rDS(on)	VGS = 10 V ID = 9 A	-	0.11	0.12	Ω
Forward Transconductance	gfs	VDS = 25 V ID = 9 A	3.0	5.2	-	S
Input Capacitance	Ciss	VGS = 0 V VDS = 25 V f = 1 MHz	-	480	650	pF
Output Capacitance	Coss		-	280	450	
Reverse Transfer Capacitance	Crss		-	160	280	
Turn-On Time ton (ton = td(on) + tr)	td(on) tr	Vcc = 30 V ID = 3 A	-	20	30	ns
Turn-Off Time toff (toff = td(off) + tr)	td(off) tr		VGS = 10 V RGS = 50 Ω	-	70	
			-	80	110	
Thermal Resistance, Junction-to-Case	RθJC		≤ 3.1			°C/W
Thermal Resistance, Junction-to-Ambient	RθJA		≤ 75			

*VDD = 10 V, starting Tj = 25°C, L = 820 μHy, Ipeak = 14 A, see figure 14 & 15.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS			UNITS
			MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	IDR	Tc = 25°C	-	-	13	A
Pulsed Reverse Drain Current	IDRM		-	-	52	
Diode Forward Voltage	VSD	IF = 2 x IDR VGS = 0 V, Tj = 25°C	-	1.6	2.2	V
Reverse Recovery Time	trr	Tj = 25°C, IF = IDR	-	120	-	ns
Reverse Recovered Charge	QRR	dIF/dt = 100 A/μs, VR = 30 V	-	0.15	-	μC

BUZ71A




Figure 1 - Maximum safe operating areas for all types.




Figure 2 - Power vs temperature derating curve for all types.




Figure 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Figure 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Figure 5 - Typical transfer characteristics for all types.




Figure 6 - Typical output characteristics.




Figure 7 - Typical transconductance vs drain current.




Figure 8 - Typical on-resistance vs drain current.




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Maximum drain current vs case temperature.




Figure 11 - Typical source-drain diode forward voltage.




Figure 12 - Maximum effective transient thermal impedance, junction-to-case vs pulse duration




Figure 13 - Typical gate charge vs gate-to-source voltage.




Figure 14 - Unclamped energy test circuit.




Figure 15 - Unclamped energy test waveforms.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 9A, 100V
- $r_{DS(on)} = 0.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ72A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ72A is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ72A	UNITS
Drain-Source Voltage	100	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	100	V
Continuous Drain Current	9	A
$T_C = +25^\circ\text{C}$		
Pulsed Drain Current	36	A
$T_C = +25^\circ\text{C}$		
Gate-Source Voltage	± 20	V
Maximum Power Dissipation	40	W
$T_C = +25^\circ\text{C}$		
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ72A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	100	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$	—	0.23	0.25	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 5\text{ A}$	2.7	3.8	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	450	600	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	150	240	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	80	130	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.9\text{ A}$	— —	20 45	30 70	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	70 55	90 70	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 3.1			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	9	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	36	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.5	2	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	170	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 30\text{ V}$	—	0.30	—	




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 5.8A, 200V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ73A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ73A is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	BUZ73A	UNITS
Drain-Source Voltage	200	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$).....	200	V
Continuous Drain Current $T_C = +25^\circ\text{C}$	5.8	A
Pulsed Drain Current $T_C = +25^\circ\text{C}$	23	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	40	W
Operating and Storage Junction Temperature Range.....	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

4
N-CHANNEL POWER MOSFETS

Specifications BUZ73A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	200	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 200\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 3.5\text{ A}$	—	0.5	0.6	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 3.5\text{ A}$	2.2	3.5	—	S
Input Capacitance	C_{ISS} $V_{GS} = 0\text{ V}$	—	450	600	pF
Output Capacitance	C_{OSS} $V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	—	100	160	
Reverse Transfer Capacitance	C_{RSS}	—	50	80	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.8\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	70 40	90 55	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 3.1			
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	5.8	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	23	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.4	1.7	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	200	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	0.6	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

August 1991

N-Channel Enhancement-Mode Power Field-Effect Transistor

Features


- 3A, 400V
- $r_{DS(on)} = 1.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ76 is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ76 is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	BUZ76	UNITS
Drain-Source Voltage	400	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	400	V
Continuous Drain Current		
$T_C = +35^\circ\text{C}$	3	A
Pulsed Drain Current		
$T_C = +25^\circ\text{C}$	12	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	40	W
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

Specifications BUZ76

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	
Zero-Gate Voltage Drain Current	I_{DSS} $T_j = 25\text{ °C}$ $T_j = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 1.5\text{ A}$	—	1.65	1.8	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 3\text{ A}$	2.1	2.5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	300	500	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	50	80	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	35	60	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.5\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	50 30	65 40	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	≤ 3.1			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_c = 25\text{ °C}$	—	—	3	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	12	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_j = 25\text{ °C}$	—	1.1	1.4	V
Reverse Recovery Time	t_{rr} $T_j = 25\text{ °C}, I_F = I_{DR}$	—	300	—	ns
Reverse Recovered Charge	Q_{RR} $di_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	2.5	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Maximum drain current vs. case temperature.




Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 2.6A, 400V
- $r_{DS(on)} = 2.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The BUZ76A is an n-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The BUZ76A is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	BUZ76A	UNITS
Drain-Source Voltage	400	V
Drain-Gate Voltage (R _{GS} = 20kΩ)	400	V
Continuous Drain Current T _C = +30°C	2.6	A
Pulsed Drain Current T _C = +25°C	10	A
Gate-Source Voltage	±20	V
Maximum Power Dissipation T _C = +25°C	40	W
Operating and Storage Junction Temperature Range	-55 to +150	°C
DIN Humidity Category - DIN 40040	E	
IEC Climatic Category - DIN IEC 68-1	55/150/56	

4
N-CHANNEL
POWER MOSFETS

Specifications BUZ76A

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $V_{GS} = 0\text{ V}$ $I_D = 0.25\text{ mA}$	400	—	—	V
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$	2.1	3	4	V
Zero-Gate Voltage Drain Current	I_{DSS} $T_J = 25\text{ °C}$ $T_J = 125\text{ °C}$ $V_{DS} = 400\text{ V}, V_{GS} = 0\text{ V}$	— —	20 100	250 1000	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = 20\text{ V}$ $V_{DS} = 0\text{ V}$	—	10	100	nA
Drain-Source On Resistance	$r_{DS(on)}$ $V_{GS} = 10\text{ V}$ $I_D = 1.5\text{ A}$	—	2.2	2.5	Ω
Forward Transconductance	g_{fs} $V_{DS} = 25\text{ V}$ $I_D = 1.5\text{ A}$	2.1	2.5	—	S
Input Capacitance	C_{iss} $V_{GS} = 0\text{ V}$	—	300	500	pF
Output Capacitance	C_{oss} $V_{DS} = 25\text{ V}$	—	50	80	
Reverse Transfer Capacitance	C_{rss} $f = 1\text{ MHz}$	—	35	60	
Turn-On Time t_{on} ($t_{on} = t_{d(on)} + t_r$)	$t_{d(on)}$ t_r $V_{CC} = 30\text{ V}$ $I_D = 2.4\text{ A}$	— —	15 40	20 60	ns
Turn-Off Time t_{off} ($t_{off} = t_{d(off)} + t_r$)	$t_{d(off)}$ t_r $V_{GS} = 10\text{ V}$ $R_{GS} = 50\text{ }\Omega$	— —	50 30	65 40	
Thermal Resistance, Junction-to-Case	$R_{\theta(jc)}$	≤ 3.1			$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta(ja)}$	≤ 75			

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Continuous Reverse Drain Current	I_{DR} $T_C = 25\text{ °C}$	—	—	2.6	A
Pulsed Reverse Drain Current	I_{DRM}	—	—	10	
Diode Forward Voltage	V_{SD} $I_F = 2 \times I_{DR}$ $V_{GS} = 0\text{ V}, T_J = 25\text{ °C}$	—	1.1	1.4	V
Reverse Recovery Time	t_{rr} $T_J = 25\text{ °C}, I_F = I_{DR}$	—	300	—	ns
Reverse Recovered Charge	Q_{RR} $dI_F/dt = 100\text{ A}/\mu\text{s}, V_R = 100\text{ V}$	—	2.5	—	μC




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical output characteristics.




Fig. 7 - Typical transconductance vs. drain current.




Fig. 8 - Typical on-resistance vs. drain current.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.





Fig. 10 - Maximum drain current vs. case temperature.



92GS-44236

Fig. 11 - Typical source-drain diode forward voltage.




Fig. 12 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 13 - Typical gate charge vs. gate-to-source voltage.

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 8.0A and 9.2A, 80V - 100V
- $r_{DS(on)} = 0.27\Omega$ and 0.36Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRF120, IRF121, IRF122, and IRF123 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF120	IRF121	IRF122	IRF123	UNITS
Drain-Source Voltage (1)	V_{DS} 100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 9.2	9.2	8.0	8.0	A
$T_C = +100^\circ\text{C}$	I_D 6.5	6.5	5.6	5.6	A
Pulsed Drain Current (3)	I_{DM} 37	37	32	32	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 60	60	60	60	W
Linear Derating Factor	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 32	32	28	28	A
(See Figures 14 and 15, $L = 100\mu\text{H}$)					
Operating and Storage Junction	T_J, T_{STG} -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

Specifications IRF120, IRF121, IRF122, IRF123

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF120, IRF122 IRF121, IRF123	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	100	-	-	V	
80			-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +150^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF120, IRF121 IRF122, IRF123	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	9.2	-	-	A	
			8.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF120, IRF121 IRF122, IRF123	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 5.6\text{A}$	-	0.25	0.27	Ω	
			-	0.27	0.36	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 5.6\text{A}$	2.9	4.0	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	350	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	130	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	36	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 50\text{V}, I_D = 9.2\text{A}, r_d = 5.1\Omega, R_G = 18\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	8.8	13	ns	
Rise Time	t _r		-	30	45	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	19	29	ns	
Fall Time	t _f		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10\text{V}, I_D = 5.6\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	9.7	15	nC
Gate-Source Charge	Q _{gs}		-	2.2	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	2.3	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.		-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	2.5	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = 9.2\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V	
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 9.2\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	55	110	240	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 9.2\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.25	0.53	1.10	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE vs PULSE DURATION

IRF120, IRF121, IRF122, IRF123




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



IRF130/131/132/133 IRF130R/131R/132R/133R

N-Channel Power MOSFETs Avalanche Energy Rated*

August 1991

Features


- 12A and 14A, 80V - 100V
- $r_{DS(on)} = 1.16\Omega$ and 1.23Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF130, IRF131, IRF132, and IRF133 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF130R, IRF131R, IRF132R, and IRF133R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF130 IRF130R	IRF131 IRF131R	IRF132 IRF132R	IRF133 IRF133R	UNITS
Drain-Source Voltage (1)	V_{DS} 100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	80	10	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	14	12	12	A
$T_C = +100^\circ\text{C}$	I_D 9.9	9.9	8.3	8.3	A
Pulsed Drain Current (3)	I_{DM} 56	56	48	48	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 79	79	79	79	W
Linear Derating Factor	0.53	0.53	0.53	0.53	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 56	56	48	48	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 50	50	50	50	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 380\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figure 15.


* R Suffix Types Only

IRF130, IRF131, IRF132, IRF133 IRF130R, IRF131R, IRF132R, IRF133R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRF130/132, IRF130R/132R IRF131/133, IRF131R/133R	BV_{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA		
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA		
On-State Drain Current (Note 2) IRF130/131, IRF130R/131R IRF132/133, IRF132R/133R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	14	-	-	A		
			12	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRF130/131, IRF130R/131R IRF132/133, IRF132R/133R	$r_{DS(ON)}$	$V_{GS} = 10\text{V}, I_D = 8.3\text{A}$	-	0.12	0.16	Ω		
			-	0.16	1.23	Ω		
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50\text{V}, I_D = 8.3\text{A}$	4.6	6.9	-	S(V)		
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	600	-	pF		
Output Capacitance	C_{OSS}	See Figure 10	-	300	-	pF		
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF		
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 50\text{V}, I_D = 14\text{A}, R_G = 12\Omega$	-	-	30	ns		
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	75	ns		
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	40	ns		
Fall Time	t_f		-	-	45	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10\text{V}, I_D = 14\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	26	nC		
Gate-Source Charge	Q_{gs}		-	5.5	-	nC		
Gate-Drain ("Miller") Charge	Q_{gd}		-	11	-	nC		
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.			-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.9	$^\circ\text{C/W}$		
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$		
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$		

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.			-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}				-	-	56	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 14\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V		
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	55	120	250	ns		
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.26	0.58	1.3	μC		
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-		

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 380\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 145\text{A}$ (See Figure 15)

4
N-CHANNEL
POWER MOSFETS




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 28A and 25A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$ and 0.10Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF140, IRF141, IRF142, and IRF143 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF140R, IRF141R, IRF142R, and IRF143R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF140 IRF140R	IRF141 IRF141R	IRF142 IRF142R	IRF143 IRF143R	UNITS
Drain-Source Voltage (1)	V_{DS} 100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 28	28	25	25	A
$T_C = +100^\circ\text{C}$	I_D 20	20	17	17	A
Pulsed Drain Current (3)	I_{DM} 110	110	100	100	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 150	150	150	150	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 108	108	96	96	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 100	100	100	100	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 190\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 28\text{A}$. See Figure 15.

* R Suffix Types Only

IRF140, IRF141, IRF142, IRF143 IRF140R, IRF141R, IRF142R, IRF143R


Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF140/142, IRF140R/142R IRF141/143, IRF141R/143R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	28	-	-	A
			25	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R	r _{DS(ON)}	V _{GS} = 10V, I _D = 17A	-	0.07	0.077	Ω
			-	0.09	0.100	Ω
Forward Transconductance (Note 2)	g _{ts}	V _{DS} ≥ 50V, I _D = 17A	8.7	13	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1275	-	pF
Output Capacitance	C _{oSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	160	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D = 28A, R _G = 9.1Ω	-	16	23	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	27	110	ns
Turn-Off Delay Time	t _{d(OFF)}		-	38	60	ns
Fall Time	t _f		-	14	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 28A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	38	59	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	9	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	21	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	28	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	110	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 28A, V _{GS} = 0V	-	-	2.5	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs	70	150	300	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs	0.44	0.9	1.9	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-



NOTES: 1. T_J = +25°C to +150°C
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. V_{DD} = 25V, Start T_J = +25°C, L = 190μH, R_{GS} = 25Ω, I_{PEAK} = 28A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 33A and 40A, 60V - 100V
- $r_{DS(on)} = 0.055\Omega$ and 0.08Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF150, IRF151, IRF152, and IRF153 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF150R, IRF151R, IRF152R, and IRF153R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF150 IRF150R	IRF151 IRF151R	IRF152 IRF152R	IRF153 IRF153R	UNITS
Drain-Source Voltage (1)	V_{DS} 100	60	100	60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	60	10	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 40	40	33	33	A
$T_C = +100^\circ\text{C}$	I_D 25	25	20	20	A
Pulsed Drain Current (3)	I_{DM} 160	160	132	132	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation (See Fig. 14)	P_D 150	150	150	150	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 160	160	132	132	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 150	150	150	150	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 10\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 170\mu\text{H}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 40\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF150/152, IRF150R/152R IRF151/153, IRF151R/153R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF150/151, IRF150R/151R IRF152/153, IRF152R/153R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max. } V_{GS} = 10V$	40	-	-	A
			33	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF150/151, IRF150R/151R IRF152/153, IRF152R/153R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 20A$	-	0.045	0.055	Ω
			-	0.06	0.08	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max. } I_D = 20A$	9.0	11	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2000	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	1000	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	350	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} \approx 24V, I_D = 20A, Z_{\theta} = 4.7\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	35	ns
Rise Time	t _r		-	-	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	-	125	ns
Fall Time	t _f		-	-	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 50A, V_{DS} = 0.8 \text{ Max Rating.}$ See Figure 17 for test circuit.	-	63	120	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	27	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	36	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	0.8	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	40	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	160	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 40A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 40A, dI_F/dt = 100A/\mu s$	-	600	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 5.5A, dI_F/dt = 100A/\mu s$	-	3.3	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 10V$, Start $T_J = +25^\circ\text{C}$, $L = 170\mu H$, $R_{GS} = 50\Omega$, $I_{PEAK} = 40A$ (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 4.0A and 5.0A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$ and 1.2Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRF220, IRF221, IRF222, and IRF223 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	IRF220	IRF221	IRF222	IRF223	UNITS	
Drain-Source Voltage (1)	V_{DS}	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	5.0	5.0	4.0	4.0	A
$T_C = +100^\circ\text{C}$	I_D	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3)	I_{DM}	20	20	16	16	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 14)	P_D	40	40	40	40	W
Linear Derating Factor (See Figure 14)		0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	20	20	16	16	A
(See Figures 14 and 15, $L = 100\mu\text{H}$)						
Operating and Storage Junction	T_J, T_{STG}	-50 to +150	-50 to +150	-50 to +150	-50 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

Specifications IRF220, IRF221, IRF222, IRF223

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain - Source Breakdown Voltage	IRF220 IRF222	200	—	—	V	V _{GS} = 0V
	IRF221 IRF223	150	—	—	V	I _D = 250μA
	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
V _{GS(th)} Gate Threshold Voltage	ALL	—	—	100	nA	V _{GS} = 20V
I _{GSS} Gate-Source Leakage Forward	ALL	—	—	-100	nA	V _{GS} = -20V
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V
		—	—	1000	μA	V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C
I _{D(on)} On-State Drain Current ②	IRF220 IRF221	5.0	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} max.; V _{GS} = 10V
	IRF222 IRF223	4.0	—	—	A	
	ALL	—	—	—	—	
R _{DS(on)} Static Drain-Source-On-State Resistance ②	IRF220 IRF221	—	0.5	0.8	Ω	V _{GS} = 10V, I _D = 2.5A
	IRF222 IRF223	—	0.8	1.2	Ω	
	ALL	—	—	—	—	
g _{fs} Forward Transconductance ②	ALL	1.3	2.5	—	S (f)	V _{DS} > I _{D(on)} × R _{DS(on)} max.; I _D = 2.5A
C _{iss} Input Capacitance	ALL	—	450	—	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz See Fig. 10
C _{oss} Output Capacitance	ALL	—	150	—	pF	
C _{rss} Reverse Transfer Capacitance	ALL	—	40	—	pF	
t _{d(on)} Turn-On Delay Time	ALL	—	20	40	ns	V _{DD} = 0.5 BV _{DSS} ; I _D = 2.5A, Z _o = 50Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)
t _r Rise Time	ALL	—	30	60	ns	
t _{d(off)} Turn-Off Delay Time	ALL	—	50	100	ns	
t _f Fall Time	ALL	—	30	60	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	11	15	nC	
Q _{gs} Gate-Source Charge	ALL	—	5.0	—	nC	V _{GS} = 10V, I _D = 6.0A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	6.0	—	nC	
L _D Internal Drain Inductance	ALL	—	5.0	—	nH	
L _S Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad



Thermal Resistance

R _{thJC} Junction-to-Case	ALL	—	—	3.12	°C/W	
R _{thCS} Case-to-Sink	ALL	—	0.1	—	°C/W	Mounting surface flat, smooth, and greased.
R _{thJA} Junction-to-Ambient	ALL	—	—	30	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRF220 IRF221	—	—	5.0	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF222 IRF223	—	—	4.0	A	
	ALL	—	—	—	—	
I _{SM} Pulse Source Current (Body Diode) ③	IRF220 IRF221	—	—	20	A	
	IRF222 IRF223	—	—	16	A	
	ALL	—	—	—	—	
V _{SD} Diode Forward Voltage ②	IRF220 IRF221	—	—	2.0	V	T _C = 25°C, I _S = 5.0A, V _{GS} = 0V
	IRF222 IRF223	—	—	1.8	V	T _C = 25°C, I _S = 4.0A, V _{GS} = 0V
	ALL	—	—	—	—	
t _{rr} Reverse Recovery Time	ALL	—	350	—	ns	T _J = 150°C, I _F = 5.0A, dI _F /dt = 100A/μs
Q _{RR} Reverse Recovered Charge	ALL	—	2.3	—	μC	T _J = 150°C, I _F = 5.0A, dI _F /dt = 100A/μs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_J = 25°C to 150°C.

② Pulse Test. Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

③ Repetitive Rating. Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

IRF220, IRF221, IRF222, IRF223




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF220, IRF221, IRF222, IRF223




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage

IRF220, IRF221, IRF222, IRF223




Fig. 12 – Typical On-Resistance Vs. Drain Current




Fig. 13 – Maximum Drain Current Vs. Case Temperature




Fig. 14 – Power Vs. Temperature Derating Curve




Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit

August 1991

Features


- 8.0A and 9.0A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$ and 0.6Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF230, IRF231, IRF232, and IRF233 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF230R, IRF231R, IRF232R and IRF233R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	IRF230 IRF230R	IRF231 IRF231R	IRF232 IRF232R	IRF233 IRF233R	UNITS
Drain-Source Voltage (1)	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	9.0	9.0	8.0	8.0	A
$T_C = +100^\circ\text{C}$	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3)	36	36	32	32	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped	36	36	32	32	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	150	150	150	150	mi
Operating and Storage Junction	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 3.37\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 9\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF230, IRF231, IRF232, IRF233 IRF230R, IRF231R, IRF232R, IRF233R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF230/232, IRF230R/232R IRF231/233, IRF231R/233R	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF230/231, IRF230R/231R IRF232/233, IRF232R/233R	I _{D(ON)}	V _{DS} > I _{D(ON)} x I _{DS(ON)} Max, V _{GS} = 10V	9.0	-	-	A
			8.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF230/231, IRF230R/231R IRF232/233, IRF232R/233R	r _{DS(ON)}	V _{GS} = 10V, I _D = 5.0A	-	0.25	0.4	Ω
			-	0.4	0.6	Ω
Forward Transconductance (Note 2)	g _{ts}	V _{DS} > 50V, I _D = 5.0A	3.0	4.8	-	S(I)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	250	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	80	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 90V, I _D = 5.0A, Z _o = 15Ω	-	-	30	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature)	-	-	50	ns
Turn-Off Delay Time	t _{d(OFF)}		-	-	50	ns
Fall Time	t _f		-	-	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 12A, V _{DS} = 0.8V Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	19	30	nC
Gate-Source Charge	Q _{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	9.0	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.6	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Modified MOSFET symbol showing the internal device inductances.



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	9.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	36	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 9A, V _{GS} = 0V	-	-	2.0	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 9.0A, dI _F /dt = 100A/μs	-	450	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 9.0A, dI _F /dt = 100A/μs	-	3.0	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 20V, Start T_J = +25°C, L = 3.37mH, R_{GS} = 50Ω, I_{PEAK} = 9A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 8.1A and 6.5A, 275V - 250V
- $r_{DS(on)} = 45\Omega$ and 0.68Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275V, 250V Rating - 120V AC Line System Operation

Description

The IRF234, IRF235, IRF236, and IRF237 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power.


The IRF-types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	IRF234	IRF235	IRF236	IRF237	UNITS	
Drain-Source Voltage (1)	V_{DS}	250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	8.1	6.5	8.1	6.5	A
$T_C = +100^\circ\text{C}$	I_D	5.1	4.1	5.1	4.1	A
Pulsed Drain Current (3)	I_{DM}	32	26	32	26	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	75	75	W
Linear Derating Factor		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS}	180	180	180	180	mj
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8.1\text{A}$. See Figures 14 & 15.

Specifications IRF234, IRF235, IRF236, IRF237

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF236, IRF237 IRF234, IRF235	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	275	-	-	V
			250	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF234, IRF236 IRF235, IRF237	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	8.1	-	-	A
			6.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF234, IRF236 IRF235, IRF237	r _{DS(ON)}	$V_{GS} = 10V, I_D = 4.1A$	-	0.32	0.45	Ω
			-	0.48	0.68	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} = 2 \times V_{GS}, I_D = 4.1A$	2.9	4.3	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	180	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	52	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 8.1A, R_G = 12\Omega$	-	9.1	14	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	23	35	ns
Turn-Off Delay Time	t _{d(OFF)}		-	31	47	ns
Fall Time	t _f		-	19	29	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 8.1A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	24	35	nC
Gate-Source Charge	Q _{gs}		-	5.1	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	12	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	8.1	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 8.1A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	92	180	390	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	0.63	1.3	2.7	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8.1A$ (See Figures 14 & 15)

IRF234, IRF235, IRF236, IRF237




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF234, IRF235, IRF236, IRF237




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF234, IRF235, IRF236, IRF237




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

August 1991

Features


- 16A and 18A, 200V, 150V
- $r_{DS(on)} = 0.18\Omega$ and 0.22Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF240, IRF241, IRF242, and IRF243 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF240R, IRF241R, IRF242R and IRF243R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified


	IRF240 IRF240R	IRF241 IRF241R	IRF242 IRF242R	IRF243 IRF243R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 18	18	16	16	A
$T_C = +100^\circ\text{C}$	I_D 11	11	10	10	A
Pulsed Drain Current (3)	I_{DM} 72	72	64	64	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 72	72	64	64	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 580	580	580	580	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- *R Suffix Types Only
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 2.7\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 9\text{A}$. See Figure 15.


IRF240, IRF241, IRF242, IRF243 IRF240R, IRF241R, IRF242R, IRF243R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF240/242, IRF240R/242R IRF241/243, IRF241R/243R	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125 $^\circ$ C	-	-	1000	μ A	
On-State Drain Current (Note 2) IRF240/241, IRF240R/241R IRF242/243, IRF242R/243R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	18	-	-	A	
			16	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF240/241, IRF240R/241R IRF242/243, IRF242R/243R	r _{DS(ON)}	V _{GS} = 10V, I _D = 10A	-	0.14	0.18	Ω	
			-	0.20	0.22	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 10A	6.7	9.0	-	S(\bar{I})	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	1275	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	500	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	160	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 100V, I _D = 18A, R _G = 9.1 Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	30	ns	
Rise Time	t _r		-	27	60	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	40	80	ns	
Fall Time	t _f		-	31	60	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 18A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	43	60	nC	
Gate-Source Charge	Q _{gs}		-	8	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	27	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	nH
Junction-to-Case	R θ JC		-	-	1.0	$^\circ\text{C/W}$	
Case-to-Sink	R θ CS	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R θ JA	Free air operation	-	-	30	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	18	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	72	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ$ C, I _S = 18A, V _{GS} = 0V	-	-	2.0	V	
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ$ C, I _F = 18A, dI _F /dt = 100A/ μ s	-	650	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ$ C, I _F = 18A, dI _F /dt = 100A/ μ s	-	4.1	-	μ C	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width \leq 300 μ s,
Duty Cycle \leq 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25 $^\circ$ C, L = 2.7mH,
R_{GS} = 25 Ω , I_{PEAK} = 18A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 14A and 13A, 275V - 250V
- $r_{DS(on)} = 0.28\Omega$ and 0.34Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275, 250V DC Rated - 120V AC Line System Operation

Description

The IRF244, IRF245, IRF246, and IRF247 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF244	IRF245	IRF246	IRF247	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	13	14	13	A
$T_C = +100^\circ\text{C}$	I_D 8.8	8.0	8.8	8.0	A
Pulsed Drain Current (3)	I_{DM} 56	52	56	52	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 550	550	550	550	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, Starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 14\text{A}$ (See Figures 14 & 15).


4
N-CHANNEL
POWER MOSFETs

Specifications IRF244, IRF245, 1RF246, IRF247

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF244, 1RF245 IRF246, IRF247	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	250	-	-	V	
			275	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF244, IRF246 1RF245, IRF247	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	14	-	-	A	
			13	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF244, IRF246 1RF245, IRF247	r _{DS(ON)}	$V_{GS} = 10V, I_D = 8A$	-	0.20	0.28	Ω	
			-	0.24	0.34	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 8A$	6.7	10	-	S(J)	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1300	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	320	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	69	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 14A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	24	ns	
Rise Time	t _r		-	67	100	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	53	80	ns	
Fall Time	t _f		-	49	74	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10V, I_D = 14A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59	nC
Gate-Source Charge	Q _{gs}		-	6.6	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	20	-	nC	
Internal Drain Inductance	L _D	Measured from the source lead, 6mm (0.25 in.) from package to center of die.		-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 14A, V_{GS} = 0V$	-	-	1.8	V	
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	150	300	640	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	1.6	3.4	7.2	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 50V$, Starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 14A$ (See Figures 14 & 15).

IRF244, IRF245, IRF246, IRF247




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF244, IRF245, IRF246, IRF247




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF244, IRF245, IRF246, IRF247




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

August 1991

Features


- 25A and 30A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$ and 0.120Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF250, IRF251, IRF252, and IRF253 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF250R, IRF251R, IRF252R, and IRF253R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF250 IRF250R	IRF251 IRF251R	IRF252 IRF252R	IRF253 IRF253R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 30	30	25	25	A
$T_C = +100^\circ\text{C}$	I_D 19	19	16	16	A
Pulsed Drain Current (3)	I_{DM} 120	120	100	100	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 150	150	150	150	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 120	120	100	100	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 910	910	910	910	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 1.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 30\text{A}$. See Figure 15.

* R Suffix Types Only

IRF250, IRF251, IRF252, IRF253 IRF250R, IRF251R, IRF252R, IRF253R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF250/252, IRF250R/252R IRF251/253, IRF251R/253R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF250/251, IRF250R/251R IRF252/253, IRF252R/253R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	30	-	-	A
			25	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF250/251, IRF250R/251R IRF252/253, IRF252R/253R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 16A$	-	0.07	0.085	Ω
			-	0.09	0.120	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 16A$	13	19	-	S(J)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2000	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	800	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	300	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 100V, I_D \approx 30A, R_G = 6.2\Omega$	-	20	30	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	120	180	ns
Turn-Off Delay Time	t _{d(OFF)}		-	70	100	ns
Fall Time	t _f		-	80	120	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 30A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit.	-	79	120	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	13	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	42	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	30	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	120	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 30A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 30A, dI_F/dt = 100A/\mu s$	140	350	630	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 30A, dI_F/dt = 100A/\mu s$	1.8	4.7	8.1	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 1.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 30A$ (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 22A and 20A, 275V - 250V
- $r_{DS(on)} = 0.14\Omega$ and 0.17Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275, 250V DC Rated - 120V AC Line System Operation

Description

The IRF254, IRF255, IRF256, and IRF247 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4
 N-CHANNEL
 POWER MOSFETs

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF254	IRF255	IRF256	IRF247	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 22	20	22	20	A
$T_C = +100^\circ\text{C}$	I_D 14	12	14	12	A
Pulsed Drain Current (3)	I_{DM} 88	80	88	80	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 150	150	150	150	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/°C
Single Pulse Avalanche Energy Rating (4)	E_{as} 1000	1000	1000	1000	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, Starting $T_J = +25^\circ\text{C}$, $L = 3.3\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 22\text{A}$ (See Figures 14 & 15).

Specifications IRF254, IRF255, 1RF256, IRF257

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF254, 1RF255 IRF256, IRF257	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	250	-	-	V
			275	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF254, IRF256 1RF255, IRF257	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	22	-	-	A
			20	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF254, IRF256 1RF255, IRF257	r _{DS(ON)}	V _{GS} = 10V, I _D = 12A	-	0.11	0.14	Ω
			-	0.14	0.17	Ω
Forward Transconductance (Note 2)	g _{ts}	V _{DS} ≥ 50V, I _D = 12A	11	17	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	2700	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	580	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	130	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 125V, I _D = 22A, R _G = 6.2Ω	-	19	29	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	84	130	ns
Turn-Off Delay Time	t _{d(OFF)}		-	75	110	ns
Fall Time	t _f		-	65	98	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 22A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	87	130	nC
			-	14	-	nC
Gate-Source Charge	Q _{gs}		-	14	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	73	-	nC
Internal Drain Inductance	L _D	Measured from the source lead, 6mm (0.25 in.) from package to center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	13	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	0.83	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.10	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	22	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	88	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 22A, V _{GS} = 0V	-	-	1.8	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 22A, dI _F /dt = 100A/μs	150	310	650	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 22A, dI _F /dt = 100A/μs	1.9	4	8.4	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V_{DD} = 50V, Starting T_J = +25°C, L = 3.3mH, R_G = 25Ω, Peak I_L = 22A (See Figures 14 & 15).

IRF254, IRF255, IRF256, IRF257




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF254, IRF255, IRF256, IRF257




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF254, IRF255, IRF256, IRF257




Figure 12. Typical On Resistance vs Drain Current




Figure 13. Maximum Drain Current vs Case Temperature




Figure 14. Unclamped Energy Test Circuit




Figure 15. Unclamped Energy Waveforms




Figure 16. Switching Time Test Circuit




Figure 17. Gate Charge Test Circuit

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 2.8A and 3.3A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$ and 2.5Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRF320, IRF321, IRF322, and IRF323 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF320	IRF321	IRF322	IRF323	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.3	3.3	2.8	2.8	A
$T_C = +100^\circ\text{C}$	I_D 2.1	2.1	1.8	1.8	A
Pulsed Drain Current (3)	I_{DM} 13	13	11	11	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 50	50	50	50	W
Linear Derating Factor	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 12	12	10	10	A
(See Figures 14 and 15, $L = 100\mu\text{H}$)					
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

Specifications IRF320, IRF321, IRF322, IRF323

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF320, IRF322 IRF321, IRF323	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF320, IRF321 IRF322, IRF323	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ Max}}, V_{GS} = 10\text{V}$	3.3	-	-	A
			2.8	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF320, IRF321 IRF322, IRF323	$r_{DS(ON)}$	$V_{GS} = 10\text{V}, I_D = 1.8\text{A}$	-	1.5	1.8	Ω
			-	1.8	2.5	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50\text{V}, I_D = 1.8\text{A}$	1.8	2.7	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	450	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	20	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200\text{V}, I_D = 3.3\text{A}, R_G = 18\Omega$	-	10	15	ns
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	14	20	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	30	45	ns
Fall Time	t_f		-	13	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10\text{V}, I_D = 3.3\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit.	-	12	20	nC
Gate-Source Charge	Q_{gs}	(Gate charge is essentially independent of operating temperature.)	-	3.3	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	11	-	nC
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Case	$R_{\theta JC}$		-	-	2.5	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	13	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = 3.3\text{A}, V_{GS} = 0\text{V}$	-	-	1.8	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	120	270	600	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.64	1.4	3.0	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

3. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5)

IRF320, IRF321, IRF322, IRF323




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

IRF320, IRF321, IRF322, IRF323




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$ and 1.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF330, IRF331, IRF332, and IRF333 are n-channel enhancement mode silicon gate power field effect transistors. IRF330R, IRF331R, IRF332R, and IRF333R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of the power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	IRF330 IRF330R	IRF331 IRF331R	IRF332 IRF332R	IRF333 IRF333R	UNITS
Drain-Source Voltage (1)	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	5.5	5.5	4.5	4.5	A
$T_C = +100^\circ\text{C}$	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3)	22	22	18	18	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped	22	22	18	18	A
(See Figure 14, L 100 μH)					
Single Pulse Avalanche Energy Rating (4)	300	300	300	300	mJ
Operating and Storage Junction	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 17\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 5.5\text{A}$. See Figure 15.

* R Suffix Types Only

IRF330, IRF331, IRF332, IRF333 IRF330R, IRF331R, IRF332R, IRF333R


Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF330/332, IRF330R/332R IRF331/333, IRF331R/333R	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF330/331, IRF330R/331R IRF332/333, IRF332R/333R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	5.5	-	-	A
			4.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF330/331, IRF330R/331R IRF332/333, IRF332R/333R	r _{DS(ON)}	V _{GS} = 10V, I _D = 3.0A	-	0.8	1.0	Ω
			-	1.0	1.5	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 3.0A	2.9	4.0	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	700	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	40	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 200V, I _D ≈ 5.5A, R _G = 12Ω	-	11	17	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	29	ns
Turn-Off Delay Time	t _{d(OFF)}		-	35	56	ns
Fall Time	t _f		-	15	24	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 5.5A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	21	35	nC
Gate-Source Charge	Q _{gs}		-	4	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	17	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	22	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 5.5A, V _{GS} = 0V	-	-	1.6	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs	140	400	660	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs	0.93	2.4	4.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-



NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 17mH, R_{GS} = 25Ω, I_{PEAK} = 5.5A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On Resistance vs Drain Current




Fig. 13 - Maximum Drain Current vs Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit





Fig. 15b - Unclamped Energy Waveforms



PULSE WIDTH $\leq 1\mu\text{s}$
DUTY FACTOR $\leq 0.1\%$

Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 10A and 8.3A, 400V - 350V
- $r_{DS(on)} = 0.55\Omega$ and 0.80Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF340, IRF341, IRF342, and IRF343 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF340R, IRF341R, IRF342R, and IRF343R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF340 IRF340R	IRF341 IRF341R	IRF342 IRF342R	IRF343 IRF343R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 10	10	8.3	8.3	A
$T_C = +100^\circ\text{C}$	I_D 6.3	6.3	5.2	5.2	A
Pulsed Drain Current (3)	I_{DM} 40	40	33	33	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 40	40	32	32	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 520	520	520	520	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 9.2\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 10\text{A}$. See Figure 15.

* R Suffix Types Only

IRF340, IRF341, IRF342, IRF343 IRF340R, IRF341R, IRF342R, IRF343R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF340/342, IRF340R/342R IRF341/343, IRF341R/343R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF340/341, IRF340R/341R IRF342/343, IRF342R/343R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	10	-	-	A
			8.3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF340/341, IRF340R/341R IRF342/343, IRF342R/343R	r _{DS(ON)}	V _{GS} = 10V, I _D = 5.2A	-	0.4	0.55	Ω
			-	0.5	0.80	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 5.2A	5.8	8	-	S(T)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	1250	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	80	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 200V, I _D ≈ 10A, R _G = 9.1Ω	-	17	21	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	27	41	ns
Turn-Off Delay Time	t _{d(OFF)}		-	45	75	ns
Fall Time	t _f		-	20	36	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 10A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	41	63	nC
Gate-Source Charge	Q _{gs}		-	7	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	23	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	1.0	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	10	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	40	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 10A, V _{GS} = 0V	-	-	2.0	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 10A, di _F /dt = 100A/μs	170	350	790	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 10A, di _F /dt = 100A/μs	1.6	4.0	8.2	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 9.2mH, R_{GS} = 25Ω, I_{PEAK} = 10A (See Figure 15)

4
N-CHANNEL
POWER MOSFETS




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETS




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 13A and 15.0A, 350V - 400V
- $r_{DS(on)} = 0.3\Omega$ and 0.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF350, IRF351, IRF352, and IRF353 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF350R, IRF351R, IRF352R and IRF353R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF350 IRF350R	IRF351 IRF351R	IRF352 IRF352R	IRF353 IRF353R	UNITS	
Drain-Source Voltage (1)	V_{DS}	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	15	15	13	13	A
$T_C = +100^\circ\text{C}$	I_D	9.0	9.0	8.0	8.0	A
Pulsed Drain Current (3)	I_{DM}	60	60	52	52	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	150	150	150	150	W
Linear Derating Factor		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	60	60	52	52	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	700	700	700	700	mj
Operating and Storage Junction	T_J, T_{STG}	-55 to $+150$	-55 to $+150$	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 - Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 - *R Suffix Types Only
4. $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 5.66\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 15\text{A}$. See Figure 15.

IRF350, IRF351, IRF352, IRF353 IRF350R, IRF351R, IRF352R, IRF353R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF350/352, IRF350R/352R IRF351/353, IRF351R/353R	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF350/351, IRF350R/351R IRF352/353, IRF352R/353R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	15	-	-	A	
			13	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF350/351, IRF350R/351R IRF352/353, IRF352R/353R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 8.0A$	-	0.25	0.3	Ω	
			-	0.3	0.4	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 8.0A$	8.0	10	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2000	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	400	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} \approx 180V, I_D = 8.0A, Z_o = 4.7\Omega$	-	-	35	ns	
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	65	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	-	150	ns	
Fall Time	t _f		-	-	75	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8V \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	79	120	nC	
Gate-Source Charge	Q _{gs}		-	38	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	41	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH	
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH	
							
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	15	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	60	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 15A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	-	1000	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	-	6.6	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 40V$, Start $T_J = +25^\circ\text{C}$, $L = 5.66\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 15A$ (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

IRF350, IRF351, IRF352, IRF353 IRF350R, IRF351R, IRF352R, IRF353R




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 25A and 22A, 400V
- $r_{DS(on)} = 0.20\Omega$ and 0.25Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF360 and IRF362 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF360	IRF362	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ I_D	25	22	A
$T_C = +100^\circ\text{C}$ I_D	16	14	A
Pulsed Drain Current (1) I_{DM}	100	88	A
Gate-Source Voltage V_{GS}	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ P_D	300	300	W
Linear Derating Factor	2.4	2.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) E_{AS}	980	980	mJ
See Figure 14			
Avalanche Current, Repetitive or Non-repetitive (1) I_{AR}	25	25	A
Operating and Storage Junction T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 2.8\text{mH}$, $R_{GS} = 25\Omega$, Peak $I_L = 25\text{A}$.
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.


Specifications IRF360, IRF362

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 3) IRF360 IRF362	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	25	-	-	A	
			22	-	-	A	
Static Drain-Source On-State Resistance (Note 3) IRF360 IRF362	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 14A$	-	0.18	0.20	Ω	
			-	0.20	0.25	Ω	
Forward Transconductance (Note 3)	g_{fs}	$I_{DS} = 14A, V_{DS} \geq 50V$	14	21	-	S(J)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	4000	-	pF	
Output Capacitance	C_{OSS}		-	550	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	97	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 25A, R_G = 4.3\Omega$ $R_D = 7.5\Omega$. (MOSFET switching times are essentially independent of operating temperature)	-	22	33	ns	
Rise Time	t_r		-	94	140	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	80	120	ns	
Fall Time	t_f		-	66	99	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		$V_{GS} = 10V, I_D = 25A, V_{DS} = 0.8V \times \text{Max Rating}$. See Figure 16 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	120	170	nC
Gate-Source Charge	Q_{gs}	-		19	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}	-		60	-	nC	
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.		-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.42	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	25	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}			-	-	100	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 25A, V_{GS} = 0V$	-	-	1.8	V	
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 25A, di_F/dt = 100A/\mu s$	200	460	1000	ns	
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 25A, di_F/dt = 100A/\mu s$	3.1	7.1	16	μC	
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-	

NOTES:

1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2. $V_{DD} = 50V$, Starting $T_J = +25^\circ\text{C}$, $L = 2.8\text{mH}$, $I_L = 25A$
3. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

IRF360, IRF362




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.






Fig. 3 - Typical saturation characteristics.



92GS-44234

Fig. 4 - Maximum safe operating area.






Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF360, IRF362




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

N-Channel Enhancement Mode Power Field-Effect Transistors

August 1991

Features


- 2.2A and 2.5A, 450V – 500V
- $r_{DS(on)} = 3.0\Omega$ and 4.0Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRF420, IRF421, IRF422, and IRF423 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF420	IRF421	IRF422	IRF423	UNITS	
Drain-Source Voltage (1)	V_{DS}	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	2.5	2.5	2.2	2.2	A
$T_C = +100^\circ\text{C}$	I_D	1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3)	I_{DM}	10	10	8.0	8.0	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	50	50	50	50	W
Linear Derating Factor		0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped		10	10	8.0	8.0	A
(See Figures 14 & 15, $L = 100\mu\text{H}$)						
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

Specifications IRF420, IRF421, IRF422, IRF423

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF420, IRF422 IRF421, IRF423	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF420, IRF241 IRF242, IRF243	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	2.5	-	-	A	
			2.2	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF420, IRF241 IRF242, IRF243	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 1.4A$	-	2.5	3.0	Ω	
			-	3.0	4.0	Ω	
			-	-	-	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50V, I_D = 1.4A$	1.5	2.3	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	300	-	pF	
Output Capacitance	C_{OSS}		-	75	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	20	-	pF	
Turn-On Delay Time	$t_d(ON)$		$V_{DD} = 250V, I_D = 2.5A, R_G = 18\Omega$	-	10	15	ns
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	12	18	ns	
Turn-Off Delay Time	$t_d(OFF)$		-	28	42	ns	
Fall Time	t_f		-	12	18	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 2.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	19	nC	
Gate-Source Charge	Q_{gs}		-	5.0	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	6.0	-	nC	
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	2.5	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N Junc. rectifier. 	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	10	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 2.5A, V_{GS} = 0V$	-	-	1.4	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 2.5A, dI_F/dt = 100A/\mu s$	130	270	540	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 2.5A, dI_F/dt = 100A/\mu s$	0.57	1.2	2.3	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$ and 2.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF430, IRF431, IRF432, and IRF433 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF430R, IRF431R, IRF432R and IRF433R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF430 IRF430R	IRF431 IRF431R	IRF432 IRF432R	IRF433 IRF433R	UNITS	
Drain-Source Voltage (1)	V_{DS}	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	4.5	4.5	4.0	4.0	A
$T_C = +100^\circ\text{C}$	I_D	3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3)	I_{DM}	18	18	16	16	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	75	75	W
Linear Derating Factor		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	18	18	16	16	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	300	300	300	300	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.


3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

*R Suffix Types Only

4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 25\text{mH}$, $R_{GS} = 20\Omega$, $I_{PEAK} = 4.5\text{A}$. See Figure 15.

IRF430, IRF431, IRF432, IRF433 IRF430R, IRF431R, IRF432R, IRF433R

Electrical Characteristics T_C = 25°C, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF430/432, IRF430R/432R IRF431/433, IRF431R/433R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF430/431, IRF430R/431R IRF432/433, IRF432R/433R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	4.5	-	-	A
			4.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF430/431, IRF430R/431R IRF432/433, IRF432R/433R	r _{DS(ON)}	V _{GS} = 10V, I _D = 2.5A	-	1.3	1.5	Ω
			-	1.5	2.0	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{ts}	V _{DS} ≥ 50V, I _D = 2.5A	2.7	3.2	-	S(V)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	30	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D = 4.5A, R _G = 12Ω	-	11	17	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	23	ns
Turn-Off Delay Time	t _{d(OFF)}		-	35	53	ns
Fall Time	t _f		-	15	23	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 6.0A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit.	-	22	32	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	3.5	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	11	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	0.83	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	4.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	18	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 4.5A, V _{GS} = 0V	-	-	1.4	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 4.5A, dI _F /dt = 100A/μs	180	370	760	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 4.5A, dI _F /dt = 100A/μs	0.96	2	4.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 25mH, R_{GS} = 25Ω, I_{PEAK} = 4.5A (See Figure 15)

4
N-CHANNEL
POWER MOSFETS




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 7A and 8A, 450V - 500V
- $r_{DS(on)} = 0.85\Omega$ and 1.1Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF440, IRF441, IRF442, and IRF443 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF440R, IRF441R, IRF442R and IRF443R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4
N-CHANNEL
POWER MOSFETS


Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF440 IRF440R	IRF441 IRF441R	IRF442 IRF442R	IRF443 IRF443R	UNITS	
Drain-Source Voltage (1)	V_{DS}	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	8.0	8.0	7.0	7.0	A
$T_C = +100^\circ\text{C}$	I_D	5.0	5.0	4.4	4.4	A
Pulsed Drain Current (3)	I_{DM}	32	32	28	28	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	125	125	125	125	W
Linear Derating Factor		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	510	510	510	510	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 14\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8\text{A}$. See Figure 15.
- *R Suffix Types Only

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF440/442, IRF440R/442R IRF441/443, IRF441R/443R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF440/441, IRF440R/441R IRF442/443, IRF442R/443R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	8.0	-	-	A	
			7.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF440/441, IRF440R/441R IRF442/443, IRF442R/443R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 4.4\text{A}$	-	0.70	0.85	Ω	
			-	0.85	1.1	Ω	
Forward Transconductance (Note 2)	g _{ts}	$V_{DS} \geq 50\text{V}, I_D = 4.4\text{A}$	4.9	7.5	-	S(l)	
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	1225	-	pF	
Output Capacitance	C _{OSS}		-	200	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	85	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 250\text{V}, I_D \approx 8\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	21	ns	
Rise Time	t _r		-	22	35	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	49	74	ns	
Fall Time	t _f		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10\text{V}, I_D = 8\text{A}, V_{DS} = 0.8\text{V}$ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	42	63	nC	
Gate-Source Charge	Q _{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	22	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	 <p>Modified MOSFET symbol showing the internal device inductances.</p>	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 8.0\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	210	460	970	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	2	4	8.9	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 14\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8\text{A}$ (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 11A and 13A, 450V - 500V
- $r_{DS(on)} = 0.4\Omega$ and 0.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF450, IRF451, IRF452, and IRF453 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF450R, IRF451R, IRF452R and IRF453R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF450 IRF450R	IRF451 IRF451R	IRF452 IRF452R	IRF453 IRF453R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 13	13	11	11	A
$T_C = +100^\circ\text{C}$	I_D 8.1	8.1	7.2	7.2	A
Pulsed Drain Current (3)	I_{DM} 52	52	44	44	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 125	125	125	125	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 52	52	48	48	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 860	860	860	860	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 9.2\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 13\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF450, IRF451, IRF452, IRF453 IRF450R, IRF451R, IRF452R, IRF453R


Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF450/452, IRF450R/452R IRF451/453, IRF451R/453R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF450/451, IRF450R/451R IRF452/453, IRF452R/453R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ Max}}, V_{GS} = 10V$	13	-	-	A
			11	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF450/451, IRF450R/451R IRF452/453, IRF452R/453R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 7.2A$	-	0.3	0.4	Ω
			-	0.4	0.5	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 7.2A$	6.0	11	-	S(\bar{U})
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1800	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	400	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 250V, I_D \approx 13A, R_G = 6.2\Omega$	-	20	27	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	40	66	ns
Turn-Off Delay Time	t _{d(OFF)}		-	72	100	ns
Fall Time	t _f		-	35	60	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 13A, V_{DS} = 0.8V$. Max Rating. See Figure 17 for test circuit.	-	85	130	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	12	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	42	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	13	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	52	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 13A, V_{GS} = 0V$	-	-	1.4	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 13A, di_F/dt = 100A/\mu s$	280	600	1200	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 13A, di_F/dt = 100A/\mu s$	3.2	7.5	14	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-



- NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $< 300\mu s$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 9.2\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 13A$ (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 21A and 19A, 500V
- $r_{DS(on)} = 0.27\Omega$ and 0.35Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF460 and IRF462 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-204AE metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF460	IRF462	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ I_D	21	19	A
$T_C = +100^\circ\text{C}$ I_D	14	12	A
Pulsed Drain Current (1) I_{DM}	84	76	A
Gate-Source Voltage V_{GS}	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ P_D	300	300	W
Linear Derating Factor.....	2.4	2.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2)..... E_{AS}^*	1200	1200	mj
See Figure 14			
Avalanche Current, Repetitive or Non-repetitive (1)..... I_{AR}	21	21	A
Operating and Storage Junction T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.9\text{mH}$, $R_{GS} = 25\Omega$, Peak $I_L = 21\text{A}$.
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

IRF460, IRF462

ELECTRICAL CHARACTERISTICS At Case Temperature (T_J) = 25°C Unless Otherwise Specified

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain-to-Source Breakdown Voltage	ALL	500	—	—	V	$V_{GS} = 0V, I_D = 250 \mu A$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance ^③	IRF460	—	0.24	0.27	Ω	$V_{GS} = 10V, I_D = 12A$
	IRF462	—	0.27	0.35		
$I_{D(on)}$ On-State Drain Current ^③	IRF460	21	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10V$
	IRF462	19	—	—		
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
g_{fs} Forward Transconductance ^③	ALL	13	20	—	S (Ω)	$V_{DS} \geq 50V, I_{DS} = 12A$
I_{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$ $V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0V, T_J = 125^\circ C$
		—	—	1000		
I_{GSS} Gate-to-Source Leakage Forward	ALL	—	—	100	nA	$V_{GS} = 20V$
I_{GSS} Gate-to-Source Leakage Reverse	ALL	—	—	-100	nA	$V_{GS} = -20V$
Q_g Total Gate Charge	ALL	—	120	190	nC	$V_{DS} = 10V, I_D = 21A$ $V_{DS} = 0.8 \times \text{Max. Rating}$ See Fig. 16 (Independent of operating temperature)
Q_{gs} Gate-to-Source Charge	ALL	—	18	—	nC	
Q_{gd} Gate-to-Drain ("Miller") Charge	ALL	—	62	—	nC	
$t_{d(on)}$ Turn-On Delay Time	ALL	—	23	35	ns	$V_{DD} = 250V, I_D = 21A, R_G = 4.3\Omega$ $R_D = 12\Omega$ See Fig. 15 (Independent of operating temperature)
t_r Rise Time	ALL	—	81	120	ns	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	85	130	ns	
t_f Fall Time	ALL	—	65	98	ns	
L_D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	ALL	—	4100	—	pF	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1.0 \text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	—	480	—	pF	
C_{rss} Reverse Transfer Capacitance	ALL	—	84	—	pF	
R_{thJC} Junction-to-Case	ALL	—	—	0.42	$^\circ C/W$	Mounting surface flat, smooth, and greased
R_{thJS} Case-to-Sink	ALL	—	0.10	—	$^\circ C/W$	
R_{thJA} Junction-to-Ambient	ALL	—	—	30	$^\circ C/W$	

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5) Refer to current HEXFET reliability report

③ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

② @ $V_{DD} = 50V$, Starting $T_J = 25^\circ C$,
 $L = 4.9 \mu H$, $R_G = 25\Omega$,
Peak $I_L = 21A$.



SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	ALL	—	—	21	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I_{SM} Pulsed Source Current (Body Diode) ^①	ALL	—	—	84	A	
V_{SD} Diode Forward Voltage ^③	ALL	—	—	1.8	V	$T_J = 25^\circ C, I_S = 21A, V_{GS} = 0V$
t_{rr} Reverse Recovery Time	ALL	280	580	1200	ns	$T_J = 25^\circ C, I_F = 21A, di/dt = 100 A/\mu s$
Q_{RR} Reverse Recovery Charge	ALL	3.8	8.1	18	μC	
t_{on} Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				



IRF460, IRF462




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF460, IRF462




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

August 1991

Features


- 4.9A and 5.6A, 80V - 100V
- $r_{DS(on)} = 0.54\Omega$ and 0.74Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF510, IRF511, IRF512, and IRF513 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF510R, IRF511R, IRF512R and IRF513R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF510 IRF510R	IRF511 IRF511R	IRF512 IRF512R	IRF513 IRF513R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	5.6	5.6	4.9	4.9	A
$T_C = +100^\circ\text{C}$	I_D	4	4	3.4	3.4	A
Pulsed Drain Current (3)	I_{DM}	20	20	18	18	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	43	43	43	43	W
Linear Derating Factor		0.29	0.29	0.29	0.29	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	16	16	14	14	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	19	19	19	19	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 910\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 5.6\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF510, IRF511, IRF512, IRF513 IRF510R, IRF511R, IRF512R, IRF513R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF510/512, IRF510R/512R IRF511/513, IRF511R/513R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +150°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF510/511, IRF510R/511R IRF512/513, IRF512R/513R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	5.6	-	-	A	
			4.9	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF510/511, IRF510R/511R IRF512/513, IRF512R/513R	r _{DS(ON)}	V _{GS} = 10V, I _D = 3.4A	-	0.4	0.54	Ω	
			-	0.5	0.74	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 3.4A	1.3	2.0	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	135	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	80	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D = 5.6A, R _G = 24Ω	-	8	11	ns	
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	36	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	15	21	ns	
Fall Time	t _f		-	12	21	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 5.6A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit.	-	5.0	7.7	nC	
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	2.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.5	°C/W	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	5.6	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	20	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 5.6A, V _{GS} = 0V	-	-	2.5	V	
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 5.6A, dI _F /dt = 100A/μs	4.6	96	200	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 5.6A, dI _F /dt = 100A/μs	0.17	0.4	0.83	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 910μH, R_{GS} = 25Ω, I_{pPEAK} = 5.6A (See Figure 15)

4
N-CHANNEL
POWER MOSFETs

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 8A and 9.2A, 80V - 100V
- $r_{DS(on)} = 0.27\Omega$ and 0.36Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF520, IRF521, IRF522, and IRF523 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF520R, IRF521R, IRF522R and IRF523R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4
N-CHANNEL
POWER MOSFETs

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF520 IRF520R	IRF521 IRF521R	IRF522 IRF522R	IRF523 IRF523R	UNITS
Drain-Source Voltage (1)	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	9.2	9.2	8	8	A
$T_C = +100^\circ\text{C}$	6.5	6.5	5.6	5.6	A
Pulsed Drain Current (3)	37	37	32	32	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	60	60	60	60	W
Linear Derating Factor	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	36	36	36	36	mJ
Operating and Storage Junction	-55 to $+175$	-55 to $+175$	-55 to $+175$	-55 to $+175$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 640\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 9.2\text{A}$. See Figures 15 & 16.
- *R Suffix Types Only

IRF520, IRF521, IRF522, IRF523 IRF520R, IRF521R, IRF522R, IRF523R

Electrical Characteristics T_C = 25°C, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF520/522, IRF520R/522R IRF521/523, IRF521R/523R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +150°C	-	-	250	μA	
			-	-	1000	μA	
On-State Drain Current (Note 2) IRF520/521, IRF520R/521R IRF522/523, IRF522R/523R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	9.2	-	-	A	
			8.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF520/521, IRF520R/521R IRF522/523, IRF522R/523R	r _{DS(ON)}	V _{GS} = 10V, I _D = 5.6A	-	0.25	0.27	Ω	
			-	0.27	0.36	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 5.6A	2.7	4.1	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	350	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	130	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	25	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D = 9.2A, R _G = 18Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	9	13	ns	
Rise Time	t _r		-	30	45	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	18	29	ns	
Fall Time	t _f		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 9.2A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	10	15	nC	
Gate-Source Charge	Q _{gs}		-	2.5	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	2.5	-	nC	
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die		-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from pack- age to center of die		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH	
Junction-to-Case	R _{θJC}		-	-	2.5	°C/W	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	9.2	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	37	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 9.2A, V _{GS} = 0V	-	-	2.5	V	
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 9.2A, dI _F /dt = 100A/μs	5.5	100	240	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 9.2A, dI _F /dt = 100A/μs	0.25	0.5	1.1	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs,
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 640μH,
R_{GS} = 25Ω, I_{PEAK} = 9.2A
(See Figures 15 & 16)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 12A and 14A, 80V - 100V
- $r_{DS(on)} = 0.16\Omega$ and 0.23Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF530, IRF531, IRF532, and IRF533 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF530R, IRF531R, IRF532R and IRF533R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF530 IRF530R	IRF531 IRF531R	IRF532 IRF532R	IRF533 IRF533R	UNITS
Drain-Source Voltage (1)	V_{DS} 100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	14	12	12	A
$T_C = +100^\circ\text{C}$	I_D 10	10	8.3	8.3	A
Pulsed Drain Current (3)	I_{DM} 56	56	48	48	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 79	79	79	79	W
Linear Derating Factor	0.53	0.53	0.53	0.53	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 56	56	48	48	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 69	69	69	69	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 530\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figure 15.

*R Suffix Types Only

IRF530, IRF531, IRF532, IRF533 IRF530R, IRF531R, IRF532R, IRF533R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF530/532, IRF530R/532R IRF531/533, IRF531R/533R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	14	-	-	A
			12	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF530/531, IRF530R/531R IRF532/533, IRF532R/533R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 8.3\text{A}$	-	0.14	0.18	Ω
			-	0.20	0.25	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50\text{V}, I_D = 8.3\text{A}$	5.1	7.6	-	S(\bar{J})
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF
Output Capacitance	C _{OSS}		-	250	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF
Turn-On Delay Time	t _{d(ON)}		$V_{DD} = 50\text{V}, I_D \approx 14\text{A}, R_G = 12\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	12	15
Rise Time	t _r		-	35	51	ns
Turn-Off Delay Time	t _{d(OFF)}		-	25	35	ns
Fall Time	t _f		-	25	36	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10\text{V}, I_D = 14\text{A}, V_{DS} = 0.8\text{V Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	26	nC
Gate-Source Charge	Q _{gs}		-	4	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.9	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 14\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	5.5	120	250	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.26	0.6	1.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

- NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 350\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$ (See Figure 15)

4
N-CHANNEL POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 25A and 28A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$ and 0.10Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF540, IRF541, IRF542, and IRF543 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF540R, IRF541R, IRF542R and IRF543R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF540 IRF540R	IRF541 IRF541R	IRF542 IRF542R	IRF543 IRF543R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	28	28	25	25	A
$T_C = +100^\circ\text{C}$	I_D	20	20	17	17	A
Pulsed Drain Current (3)	I_{DM}	110	110	100	100	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	150	150	150	150	W
Linear Derating Factor		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	108	108	96	96	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	230	230	230	230	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to $+175$	-55 to $+175$	-55 to $+175$	-55 to $+175$	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 - Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 - Repetitive rating: Pulse width limited by maximum junction temperature. See Thermal Impedance Curve (Figure 5).
 - $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 440\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 28\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF540, IRF541, IRF542, IRF543 IRF540R, IRF541R, IRF542R, IRF543R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF540/542, IRF540R/542R IRF541/543, IRF541R/543R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF540/541, IRF540R/541R IRF542/543, IRF542R/543R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	28	-	-	A
			25	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF540/541, IRF540R/541R IRF542/543, IRF542R/543R	r _{DS(ON)}	V _{GS} = 10V, I _D = 17A	-	0.06	0.077	Ω
			-	0.08	0.10	Ω
Forward Transconductance (Note 2)	g _{ts}	V _{DS} ≥ 50V, I _D = 17A	8.7	13	-	S ()
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1450	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D ≈ 28A, R _G = 9.1Ω	-	15	23	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	70	110	ns
Turn-Off Delay Time	t _{d(OFF)}		-	40	60	ns
Fall Time	t _f		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 28A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit.	-	38	59	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	8	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	21	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	7.5	-	nH
		Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	28	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	110	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 27A, V _{GS} = 0V	-	-	2.5	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs	70	150	300	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs	0.44	1.0	1.9	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 440μH, R_{GS} = 25Ω, I_{PEAK} = 28A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 2.6A and 3.3A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF610, IRF611, IRF612, and IRF613 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF610R, IRF611R, IRF612R and IRF613R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF610 IRF610R	IRF611 IRF611R	IRF612 IRF612R	IRF613 IRF613R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.3	3.3	2.6	2.6	A
$T_C = +100^\circ\text{C}$	I_D 2.1	2.1	1.6	1.6	A
Pulsed Drain Current (3)	I_{DM} 8	8	6.5	6.5	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 43	43	43	43	W
Linear Derating Factor	0.34	0.34	0.34	0.34	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 46	46	46	46	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

*R Suffix Types Only

4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 6.4\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.3\text{A}$. See Figure 15.

IRF610, IRF611, IRF612, IRF613 IRF610R, IRF611R, IRF612R, IRF613R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF610/612, IRF610R/612R IRF611/613, IRF611R/613R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	250	μA
			-	-	1000	μA
On-State Drain Current (Note 2) IRF610/611, IRF610R/611R IRF612/613, IRF612R/613R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	3.3	-	-	A
			2.6	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF610/611, IRF610R/611R IRF612/613, IRF612R/613R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 1.6\text{A}$	-	1.0	1.5	Ω
			-	1.5	2.4	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50\text{V}, I_D = 1.6\text{A}$	0.8	1.3	-	S(Ω)
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	135	-	pF
Output Capacitance	C _{OSS}		-	60	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	16	-	pF
Turn-On Delay Time	t _{d(ON)}		-	8	12	ns
Rise Time	t _r	$V_{DD} = 100\text{V}, I_D \approx 3.3\text{A}, R_G = 24\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	17	26	ns
Turn-Off Delay Time	t _{d(OFF)}		-	13	21	ns
Fall Time	t _f		-	9	13	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10\text{V}, I_D = 3.3\text{A}, V_{DS} = 0.8\text{V Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.3	8.2
Gate-Source Charge	Q _{gs}		-	1.2	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	2.9	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	8	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 3.3\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	75	160	310	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 3.3\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.33	0.9	1.4	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 6.4\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.3\text{A}$ (See Figure 15)

4
N-CHANNEL
POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 4.0A and 5.0A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF620, IRF621, IRF622, and IRF623 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF620R, IRF621R, IRF622R and IRF623R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF620 IRF620R	IRF621 IRF621R	IRF622 IRF622R	IRF623 IRF623R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 5.0	5.0	4.0	4.0	A
$T_C = +100^\circ\text{C}$	I_D 3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3)	I_{DM} 20	20	16	16	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 40	40	40	40	W
Linear Derating Factor	0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 20	20	16	16	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 85	85	85	85	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 10\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 6.18\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 5\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF620, IRF621, IRF622, IRF623 IRF620R, IRF621R, IRF622R, IRF623R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF620/622, IRF620R/622R IRF621/623, IRF621R/623R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF620/621, IRF620R/621R IRF622/623, IRF622R/623R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	5.0	-	-	A
			4.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF620/621, IRF620R/621R IRF622/623, IRF622R/623R	r _{DS(ON)}	V _{GS} = 10V, I _D = 2.5A	-	0.5	0.8	Ω
			-	0.8	1.2	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, I _D = 2.5A	1.3	2.5	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	450	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	40	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 2.5BV _{DSS} , I _D = 5.0A, R _G = 9.1Ω	-	20	40	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	60	ns
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns
Fall Time	t _f		-	30	60	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 5.0A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q _{gs}		-	5.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.12	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	5.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	20	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 5.0A, V _{GS} = 0V	-	-	1.8	V	
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 5.0A, dI _F /dt = 100A/μs	-	350	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 5.0A, dI _F /dt = 100A/μs	-	2.3	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 10V, Start T_J = +25°C, L = 6.18mH, R_{GS} = 50Ω, I_{PEAK} = 5A (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15a — Unclamped Energy Test Circuit




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 3.8A and 3.3A, 250V - 275V
- $r_{DS(on)} = 1.1\Omega$ and 1.5Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 250/275V DC Rating - 120V AC Line System Operation

Description

The IRF624, IRF625, IRF626, and IRF627 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF624	IRF625	IRF626	IRF627	UNITS	
Drain-Source Voltage (1)	V_{DS}	250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	3.8	3.3	3.8	3.3	A
$T_C = +100^\circ\text{C}$	I_D	2.4	2.1	2.4	2.1	A
Pulsed Drain Current (3)	I_{DM}	15	13	15	13	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	40	40	40	40	W
Linear Derating Factor		0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS}	120	120	120	120	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 13.6\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.8\text{A}$. See Figures 14 & 15.

Specifications IRF624, IRF625, IRF626, IRF627

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRF624, IRF626 IRF625, IRF627	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	275	-	-	V		
			250	-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA		
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA		
On-State Drain Current (Note 2) IRF624, IRF626 IRF625, IRF627	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.8	-	-	A		
			3.3	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRF624, IRF626 IRF625, IRF627	r _{DS(ON)}	$V_{GS} = 10V, I_D = 1.4A$	-	0.8	1.1	Ω		
			-	1.05	1.5	Ω		
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} = 2 \times V_{GS}, I_{DS} = 1.9A$	1.4	2.1	-	S(J)		
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	340	-	pF		
Output Capacitance	C _{OSS}	See Figure 10	-	110	-	pF		
Reverse Transfer Capacitance	C _{RSS}		-	32	-	pF		
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 3.8A, R_G = 18\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	11	17	ns		
Rise Time	t _r		-	24	36	ns		
Turn-Off Delay Time	t _{d(OFF)}		-	21	32	ns		
Fall Time	t _f		-	13	20	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 3.8A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	15	22	nC		
Gate-Source Charge	Q _{gs}		-	4.0	-	nC		
Gate-Drain ("Miller") Charge	Q _{gd}		-	7.2	-	nC		
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.			-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.12	$^\circ\text{C/W}$		
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$		
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$		

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.			-	-	3.8	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}				-	-	15	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 3.8A, V_{GS} = 0V$	-	-	1.8	V		
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 3.8A, dI_F/dt = 100A/\mu s$	81	180	370	ns		
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 3.8A, dI_F/dt = 100A/\mu s$	0.44	0.93	2.0	μC		
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-		

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 20V$, starting $T_J = +25^\circ\text{C}$, $L = 3.37\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 9A$. See Figure 15.

4

N-CHANNEL
POWER MOSFETS

IRF624, IRF625, IRF626, IRF627




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

IRF624, IRF625, IRF626, IRF627




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 8.0A and 9.0A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$ and 0.6Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF630, IRF631, IRF632, and IRF633 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF630R, IRF631R, IRF632R and IRF633R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF630 IRF630R	IRF631 IRF631R	IRF632 IRF632R	IRF633 IRF633R	UNITS	
Drain-Source Voltage (1)	V_{DS}	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	9.0	9.0	8.0	8.0	A
$T_C = +100^\circ\text{C}$	I_D	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3)	I_{DM}	36	36	32	32	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	75	75	W
Linear Derating Factor		0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	36	36	32	32	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	150	150	150	150	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 3.37\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 9\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF630, IRF631, IRF632, IRF633 IRF630R, IRF631R, IRF632R, IRF633R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF630/632, IRF630R/632R IRF631/633, IRF631R/633R	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125 $^\circ$ C	-	-	1000	μ A
On-State Drain Current (Note 2) IRF630/631, IRF630R/631R IRF632/633, IRF632R/633R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	9.0	-	-	A
			8.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF630/631, IRF630R/631R IRF632/633, IRF632R/633R	r _{DS(ON)}	V _{GS} = 10V, I _D = 5.0A	-	0.25	0.4	Ω
			-	0.4	0.6	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, I _D = 5.0A	3.0	4.8	-	S(\bar{J})
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	600	-	pF
Output Capacitance	C _{OSS}		-	250	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	80	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 90V, I _D = 9.0A, R _G = 9.1 Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns
Rise Time	t _r		-	-	50	ns
Turn-Off Delay Time	t _{d(OFF)}		-	-	50	ns
Fall Time	t _f		-	-	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		V _{GS} = 10V, I _D = 9.0A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	19	30
Gate-Source Charge	Q _{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	9.0	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics






Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	9.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	36	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ$ C, I _S = 9.0A, V _{GS} = 0V	-	-	2.0	V
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ$ C, I _F = 9.0A, dI _F /dt = 100A/ μ s	-	450	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ$ C, I _F = 9.0A, dI _F /dt = 100A/ μ s	-	3.0	-	μ C
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width \leq 300 μ s, Duty Cycle \leq 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 20V, Start T_J = +25 $^\circ$ C, L = 3.37mH, R_{GS} = 50 Ω , I_{PEAK} = 9A (See Figure 15)






Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 15a — Unclamped Energy Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 8.1A and 6.5A, 250V - 275V
- $r_{DS(on)} = 0.45\Omega$ and 0.68Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating - 120V AC Line System Operation

Description

The IRF634, IRF635, IRF636, and IRF637 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF634	IRF635	IRF636	IRF637	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 8.1	6.5	8.1	6.5	A
$T_C = +100^\circ\text{C}$	I_D 5.1	4.1	5.1	4.1	A
Pulsed Drain Current (3)	I_{DM} 32	26	32	26	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 180	180	180	180	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8.1\text{A}$. See Figures 14 & 15.

Specifications IRF634, IRF635, IRF636, IRF637

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF636, IRF637	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	275	-	-	V
			250	-	-	V
IRF634, IRF635						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF634, IRF636	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	8.1	-	-	A
			6.5	-	-	A
IRF635, IRF637						
Static Drain-Source On-State Resistance (Note 2) IRF634, IRF636	r _{DS(ON)}	V _{GS} = 10V, I _D = 4.1A	-	0.32	0.45	Ω
IRF635, IRF637			-	0.48	0.68	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} = 2 × V _{GS} 0V, I _D = 4.1A	2.9	4.3	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	180	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	52	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 125V, I _D ≈ 8.1A, R _G = 12Ω	-	9.1	14	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	23	35	ns
Turn-Off Delay Time	t _{d(OFF)}		-	31	47	ns
Fall Time	t _f		-	19	29	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 8.1A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	24	35	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	5.1	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	12	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	1.67	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	8.1	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 8.1A, V _{GS} = 0V	-	-	2.0	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 8.1A, dI _F /dt = 100A/μs	92	180	390	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 8.1A, dI _F /dt = 100A/μs	0.63	1.3	2.7	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 4.5mH, R_{GS} = 25Ω, I_{PEAK} = 8.1A (See Figures 14 & 15)

IRF634, IRF635, IRF636, IRF637




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

IRF634, IRF635, IRF636, IRF637




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 16A and 18A, 150V - 200V
- $r_{DS(on)} = 0.18\Omega$ and 0.22Ω
- Single Pulse Avalanche Energy Rated*
- SOA Is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF640, IRF641, IRF642, and IRF643 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF640R, IRF641R, IRF642R and IRF643R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF640 IRF640R	IRF641 IRF641R	IRF642 IRF642R	IRF643 IRF643R	UNITS
Drain-Source Voltage (1)	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	18	18	16	16	A
$T_C = +100^\circ\text{C}$	11	11	10	10	A
Pulsed Drain Current (3)	72	72	64	64	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	72	72	64	64	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	580	580	580	580	mJ
Operating and Storage Junction	-55 to $+150$	-55 to $+150$	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 2.7\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 18\text{A}$. See Figure 15.

*R Suffix Types Only

IRF640, IRF641, IRF642, IRF643 IRF640R, IRF641R, IRF642R, IRF643R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF640/642, IRF640R/642R IRF641/643, IRF641R/643R	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF640/641, IRF640R/641R IRF642/643, IRF642R/643R	$I_D(ON)$	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	18	-	-	A	
			16	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF640/641, IRF640R/641R IRF642/643, IRF642R/643R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 10A$	-	0.14	0.18	Ω	
			-	0.20	0.22	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50V, I_D = 10A$	6.7	10	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1275	-	pF	
Output Capacitance	C_{OSS}		-	400	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF	
Turn-On Delay Time	$t_d(ON)$		$V_{DD} = 100V, I_D = 18A, R_G = 9.1\Omega$	-	13	21	ns
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	50	77	ns	
Turn-Off Delay Time	$t_d(OFF)$		-	46	68	ns	
Fall Time	t_f		-	35	54	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8V \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	43	64	nC	
Gate-Source Charge	Q_{gs}		-	8	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	22	-	nC	
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die		-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH	
Junction-to-Case	$R_{\theta JC}$		-	-	1.0	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	18	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	72	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 18A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	120	240	530	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	1.3	2.8	5.6	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 20V$, Start $T_J = +25^\circ\text{C}$, $L = 3.37\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 18A$ (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 13A and 14A, 250V - 275V
- $r_{DS(on)} = 0.28\Omega$ and 0.34Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating - 120V AC Line System Operation

Description

The IRF644, IRF645, IRF646, and IRF647 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF644	IRF645	IRF646	IRF647	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	13	14	13	A
$T_C = +100^\circ\text{C}$	I_D 8.8	8.0	8.8	8.0	A
Pulsed Drain Current (3)	I_{DM} 56	52	56	52	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 550	550	550	550	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figures 14 & 15.


Specifications IRF644, IRF645, IRF646, IRF647

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF646, IRF647 IRF644, IRF645	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	275	-	-	V	
			250	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRF644, IRF646 IRF645, IRF647	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	14	-	-	A	
			13	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF644, IRF646 IRF645, IRF647	r _{DS(ON)}	$V_{GS} = 10V, I_D = 8A$	-	0.20	0.28	Ω	
			-	0.28	0.34	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 8A$	6.7	10	-	S()	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1300	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	320	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	69	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 14A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	24	ns	
Rise Time	t _r		-	67	100	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	53	80	ns	
Fall Time	t _f		-	49	74	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10V, I_D = 14A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59	nC
Gate-Source Charge	Q _{gs}		-	6.6	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	20	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 14A, V_{GS} = 0V$	-	-	1.8	V	
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	150	300	640	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	1.6	3.4	7.2	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14A$ (See Figures 14 & 15)

IRF644, IRF645, IRF646, IRF647




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF644, IRF645, IRF646, IRF647




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage

4
N-CHANNEL
POWER MOSFETS

IRF644, IRF645, IRF646, IRF647




Figure 12 — Typical On Resistance Vs. Drain Current




Figure 13 — Maximum Drain Current Vs. Case Temperature




Figure 14 — Unclamped Energy Test Circuit




Figure 15 — Unclamped Energy Waveforms




Figure 16 — Switching Time Test Circuit




Figure 17 — Gate Charge Test Circuit

August 1991

Features


- 1.7A and 2.0A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$ and 5.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF710, IRF711, IRF712, and IRF713 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF710R, IRF711R, IRF712R and IRF713R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF710 IRF710R	IRF711 IRF711R	IRF712 IRF712R	IRF713 IRF713R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 2	2	1.7	1.7	A
$T_C = +100^\circ\text{C}$	I_D 1.2	1.2	1.1	1.1	A
Pulsed Drain Current (3)	I_{DM} 5	5	4.3	4.3	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 36	36	36	36	W
Linear Derating Factor	0.29	0.29	0.29	0.29	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 6.0	6.0	5.0	5.0	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 120	120	120	120	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 53\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 2\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF710, IRF711, IRF712, IRF713 IRF710R, IRF711R, IRF712R, IRF713R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF710/712, IRF710R/712R IRF711/713, IRF711R/713R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRF710/711, IRF710R/711R IRF712/713, IRF712R/713R	I _{D(ON)}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, V _{GS} = 10V	2.0	-	-	A	
			1.7	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF710/711, IRF710R/711R IRF712/713, IRF712R/713R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.1A	-	3.3	3.6	Ω	
			-	3.6	5.0	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 1.1A	1.0	1.5	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	135	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	35	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	8.0	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D ≈ 5.6A, R _G = 24Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	8.0	12	ns	
Rise Time	t _r		-	10	15	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	21	32	ns	
Fall Time	t _f		-	11	17	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 2.0A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit.	-	7.0	12	nC	
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	1.2	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	4.0	-	nC	
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.5	°C/W	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	2.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	5.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 2.0A, V _{GS} = 0V	-	-	1.6	V	
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 2.0A, dI _F /dt = 100A/μs	110	-	520	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 2.0A, dI _F /dt = 100A/μs	0.40	-	1.4	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 53mH, R_{GS} = 25Ω, I_{PEAK} = 2A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 2.8A and 3.3A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$ and 2.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF720, IRF721, IRF722, and IRF723 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF720R, IRF721R, IRF722R and IRF723R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF720 IRF720R	IRF721 IRF721R	IRF722 IRF722R	IRF723 IRF723R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.3	3.3	2.8	2.8	A
$T_C = +100^\circ\text{C}$	I_D 2.1	2.1	1.8	1.8	A
Pulsed Drain Current (3)	I_{DM} 13	13	11	11	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 50	50	50	50	W
Linear Derating Factor	0.4	0.4	0.4	0.4	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 12	12	10	10	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 190	190	190	190	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 31\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.3\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF720, IRF721, IRF722, IRF723 IRF720R, IRF721R, IRF722R, IRF723R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF720/722, IRF720R/722R IRF721/723, IRF721R/723R	BV _{DSS}	V _{DS} = 0V, I _D = 250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF720/721, IRF720R/721R IRF722/723, IRF722R/723R	I _{D(ON)}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, V _{GS} = 10V	3.3	-	-	A
			2.8	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF720/721, IRF720R/721R IRF722/723, IRF722R/723R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.8A	-	1.5	1.8	Ω
			-	1.8	2.5	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 1.8A	1.8	2.7	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	360	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	55	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 200V, I _D ≈ 3.3A, R _G = 18Ω	-	10	15	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	14	21	ns
Turn-Off Delay Time	t _{d(OFF)}		-	30	45	ns
Fall Time	t _f		-	13	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 3.3A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit.	-	12	20	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	2.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	2.5	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W



4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	3.3	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	13	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 3.3A, V _{GS} = 0V	-	-	1.6	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 3.3A, di _F /dt = 100A/μs	120	-	600	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 3.3A, di _F /dt = 100A/μs	0.64	-	3.0	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. V_{DD} = 50V, Start T_J = +25°C, L = 31mH, R_{GS} = 25Ω, I_{PEAK} = 3.3A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL GATE TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 4.5A and 5.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$ and 1.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF730, IRF731, IRF732, and IRF733 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF730R, IRF731R, IRF732R and IRF733R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF730 IRF730R	IRF731 IRF731R	IRF732 IRF732R	IRF733 IRF733R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 5.5	5.5	4.5	4.5	A
$T_C = +100^\circ\text{C}$	I_D 3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3)	I_{DM} 22	22	18	18	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/°C
Inductive Current, Clamped	I_{LM} 22	22	18	18	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Rating (4)	E_{AS}^* 300	300	300	300	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 17\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 5.5\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF730, IRF731, IRF732, IRF733 IRF730R, IRF731R, IRF732R, IRF733R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF730/732, IRF730R/732R IRF731/733, IRF731R/733R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF730/731, IRF730R/731R IRF732/733, IRF732R/733R	I _{D(ON)}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, V _{GS} = 10V	5.5	-	-	A
			4.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF730/731, IRF730R/731R IRF732/733, IRF732R/733R	r _{DS(ON)}	V _{GS} = 10V, I _D = 3.0A	-	0.8	1.0	Ω
			-	1.0	1.5	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 3.0A	2.9	4.4	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	40	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 200V, I _D ≈ 5.5A, R _G = 12Ω	-	10	17	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	29	ns
Turn-Off Delay Time	t _{d(OFF)}		-	35	56	ns
Fall Time	t _f		-	15	24	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 5.5A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	20	35	nC
Gate-Source Charge	Q _{gs}		-	3.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	10	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	22	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 5.5A, V _{GS} = 0V	-	-	1.6	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs	140	300	660	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs	0.93	2.1	4.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 17mH, R_{GS} = 25Ω, I_{PEAK} = 5.5A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 8A and 10A, 350V - 400V
- $r_{DS(on)} = 0.55\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF740, IRF741, IRF742, and IRF743 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF740R, IRF741R, IRF742R and IRF743R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF740 IRF740R	IRF741 IRF741R	IRF742 IRF742R	IRF743 IRF743R	UNITS	
Drain-Source Voltage (1)	V_{DS}	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	10	10	8.0	8.0	A
$T_C = +100^\circ\text{C}$	I_D	6.3	6.3	5.2	5.2	A
Pulsed Drain Current (3)	I_{DM}	40	40	33	33	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	125	125	125	125	W
Linear Derating Factor		1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	40	40	32	32	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	520	520	520	520	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
*R Suffix Types Only
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 9.1\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 10\text{A}$. See Figure 15.

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF740/742, IRF740R/742R IRF741/743, IRF741R/743R	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$ $V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V,$ $T_J = +125^\circ\text{C}$	-	-	250	μA
			-	-	1000	μA
On-State Drain Current (Note 2) IRF740/741, IRF740R/741R IRF742/743, IRF742R/743R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10V$	10	-	-	A
			8.3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF740/741, IRF740R/741R IRF742/743, IRF742R/743R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 5.2A$	-	0.47	0.55	Ω
			-	0.68	0.80	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50V, I_D = 5.2A$	5.8	8.9	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1250	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	80	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 10A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	21	ns
Rise Time	t_r		-	25	41	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	52	75	ns
Fall Time	t_f		-	25	36	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		$V_{GS} = 10V, I_D = 10A, V_{DS} = 0.8V \text{ Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)}$	-	41	63
Gate-Source Charge	Q_{gs}		-	6.5	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	23	-	nC
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.0	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	10	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	40	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 10A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 10A, dI_F/dt = 100A/\mu s$	170	390	790	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 10A, dI_F/dt = 100A/\mu s$	1.6	4.5	8.2	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 9.1\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 10A$ (See Figure 15)

4
N-CHANNEL
POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 2.2 and 2.5A, 450V - 500V
- $r_{DS(on)} = 3.0\Omega$ and 4.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF820, IRF821, IRF822, and IRF823 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF820R, IRF821R, IRF822R and IRF823R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF820 IRF820R	IRF821 IRF821R	IRF822 IRF822R	IRF823 IRF823R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 2.5	2.5	2.0	2.0	A
$T_C = +100^\circ\text{C}$	I_D 1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3)	I_{DM} 8.0	8.0	7.0	7.0	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 50	50	50	50	W
Linear Derating Factor	0.40	0.40	0.40	0.40	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 210	210	210	210	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 - Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 - Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 - $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 60\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 2.5\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF820, IRF821, IRF822, IRF823 IRF820R, IRF821R, IRF822R, IRF823R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF820/822, IRF820R/822R IRF821/823, IRF821R/823R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRF820/821, IRF820R/821R IRF822/823, IRF822R/823R	I _{D(ON)}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, V _{GS} = 10V	2.5	-	-	A
			2.2	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF820/821, IRF820R/821R IRF822/823, IRF822R/823R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.4A	-	2.5	3.0	Ω
			-	3.0	4.0	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 1.4A	1.5	2.3	-	S(?)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	360	-	pF
Output Capacitance	C _{OSS}		-	60	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	10	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D = 2.5A, R _G = 18Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	11	15	ns
Rise Time	t _r		-	11	18	ns
Turn-Off Delay Time	t _{d(OFF)}		-	29	42	ns
Fall Time	t _f		-	12	18	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 2.5A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	19	nC
Gate-Source Charge	Q _{gs}		-	2.5	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	2.5	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	8.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 2.5A, V _{GS} = 0V	-	-	1.6	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 2.5A, dI _F /dt = 100A/μs	130	300	540	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 2.5A, dI _F /dt = 100A/μs	0.57	1.4	2.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 60mH, R_{GS} = 25Ω, I_{PEAK} = 2.5A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

4
N-CHANNEL
POWER MOSFETS

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 4.0A and 4.5A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$ and 2.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF830, IRF831, IRF832, and IRF833 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF830R, IRF831R, IRF832R and IRF833R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF830 IRF830R	IRF831 IRF831R	IRF832 IRF832R	IRF833 IRF833R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 4.5	4.5	4.0	4.0	A
$T_C = +100^\circ\text{C}$	I_D 3.0	3.0	2.5	2.5	A
Pulsed Drain Current (3)	I_{DM} 18	18	16	16	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 18	18	16	16	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 300	300	300	300	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 25\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 4.5\text{A}$. See Figure 15.
- *R Suffix Types Only

IRF830, IRF831, IRF832, IRF833 IRF830R, IRF831R, IRF832R, IRF833R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF830/832, IRF830R/832R IRF831/833, IRF831R/833R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF830/831, IRF830R/831R IRF832/833, IRF832R/833R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times R_{DS(ON)} \text{ Max}, V_{GS} = 10V$	4.5	-	-	A
			4.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF830/831, IRF830R/831R IRF832/833, IRF832R/833R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 2.5A$	-	1.3	1.5	Ω
			-	1.5	2.0	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 2.5A$	2.7	4.2	-	S(\ddot{I})
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 250V, I_D = 4.5A, R_G = 12\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	17	ns
Rise Time	t _r		-	15	23	ns
Turn-Off Delay Time	t _{d(OFF)}		-	33	53	ns
Fall Time	t _f		-	16	23	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 4.5A, V_{DS} = 0.8V \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	22	32	nC
Gate-Source Charge	Q _{gs}		-	3.5	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	11	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	4.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	18	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 4.5A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	180	350	760	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 4.5A, dI_F/dt = 100A/\mu s$	0.96	2.2	4.3	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 25mH$, $R_{GS} = 25\Omega$, $I_{PEAK} = 4.5A$ (See Figure 15)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

4
N-CHANNEL
POWER MOSFETS

IRF830, IRF831, IRF832, IRF833 IRF830R, IRF831R, IRF832R, IRF833R




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14a — Clamped Inductive Test Circuit




Fig. 15a — Unclamped Energy Test Circuit




Fig. 14b — Clamped Inductive Waveforms




Fig. 15b — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 7A and 8A, 450V - 500V
- $r_{DS(on)} = 0.85\Omega$ and 1.1Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF840, IRF841, IRF842, and IRF843 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF840R, IRF841R, IRF842R and IRF843R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF840 IRF840R	IRF841 IRF841R	IRF842 IRF842R	IRF843 IRF843R	UNITS
Drain-Source Voltage (1)	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	8.0	8.0	7.0	7.0	A
$T_C = +100^\circ\text{C}$	5.1	5.1	4.4	4.4	A
Pulsed Drain Current (3)	32	32	28	28	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Inductive Current, Clamped	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	510	510	510	510	mJ
Operating and Storage Junction	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
*R Suffix Types Only
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 14\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8\text{A}$. See Figure 15.

IRF840, IRF841, IRF842, IRF843 IRF840R, IRF841R, IRF842R, IRF843R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF840/842, IRF840R/842R IRF841/843, IRF841R/843R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	250	μA	
			-	-	1000	μA	
On-State Drain Current (Note 2) IRF840/841, IRF840R/841R IRF842/843, IRF842R/843R	I _{D(ON)}	V _{DS} > I _{D(ON)} x R _{DS(ON)} Max, V _{GS} = 10V	8.0	-	-	A	
			7.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF840/841, IRF840R/841R IRF842/843, IRF842R/843R	r _{DS(ON)}	V _{GS} = 10V, I _D = 4.4A	-	0.8	0.85	Ω	
			-	1.0	1.1	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 4.4A	4.9	7.4	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1225	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	200	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	85	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D ≈ 8A, R _G = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	21	ns	
Rise Time	t _r		-	21	35	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	50	74	ns	
Fall Time	t _f		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		-	42	63	nC	
Gate-Source Charge	Q _{gs}	V _{GS} = 10V, I _D = 8A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	7.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	22	-	nC	
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die	Modified MOSFET symbol showing the internal device inductances.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25in.) from package to center of die		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25in.) from header and source bonding pad.		-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	°C/W	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 8.0A, V _{GS} = 100A/μs	-	-	2.0	V	
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 8.0A, dI _F /dt = 100A/μs	210	475	970	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 8.0A, dI _F /dt = 100A/μs	2.0	4.6	8.2	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width < 300μs,
Duty Cycle < 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 14mH,
R_{GS} = 25Ω, I_{PEAK} = 8A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 6.2A and 5.4A, 600V
- $r_{DS(on)} = 1.2\Omega$ and 1.6Ω
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

Description

The IRFAC40R and IRFAC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFAC types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFAC40R	IRFAC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	6.2	5.4	A
$T_C = +100^\circ\text{C}$	3.9	3.4	A
Pulsed Drain Current (1)	25	22	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	125	125	W
Linear Derating Factor	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) (see Figure 14)	570	570	mJ
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	300	$^\circ\text{C}$

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature (see Figure 5).
2. $V_{DD} = 50\text{V}$, Starting $T_J = +25^\circ\text{C}$, $L = 16\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.8\text{A}$.

Specifications IRFAC40R, IRFAC42R

Electrical Characteristics @ T_J = 25° C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain-to-Source Breakdown Voltage	IRFAC40R IRFAC42R	600	—	—	V	V _{GS} = 0V, I _D = 250μA
R _{DS(on)} Static Drain-to-Source On-State Resistance ③	IRFAC40R IRFAC42R	—	0.97 1.2	1.2 1.6	Ω	V _{GS} = 10V, I _D = 3.4A
I _{D(on)} On-State Drain Current ③	IRFAC40R IRFAC42R	6.2 5.4	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} Max. V _{GS} = 10V
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs} Forward Transconductance ③	ALL	4.7	70	—	S(Ω)	V _{DS} ≥ 50V, I _{DS} = 3.4A
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250 1000	μA	V _{DS} = Max. Rating, V _{GS} = 0V V _{DS} = 0.8 × Max. Rating, V _{GS} = 0V, T _J = 125° C
I _{GSS} Gate-to-Source Leakage Forward	ALL	—	—	100	nA	V _{GS} = 20V
I _{GSS} Gate-to-Source Leakage Reverse	ALL	—	—	-100	nA	V _{GS} = -20V
Q _g Total Gate Charge	ALL	—	40	60	nC	V _{GS} = 10V, I _D = 6.2A
Q _{gs} Gate-to-Source Charge	ALL	—	5.5	—	nC	V _{DS} = 0.8 × Max. Rating
Q _{gd} Gate-to-Drain ("Miller") Charge	ALL	—	20	—	nC	See Fig. 16 (Independent of operating temperature)
t _{d(on)} Turn-On Delay Time	ALL	—	13	20	ns	V _{DD} = 300V, I _D = 6.2A, R _G = 9.1Ω
t _r Rise Time	ALL	—	18	27	ns	R _D = 47Ω
t _{d(off)} Turn-Off Delay Time	ALL	—	55	83	ns	See Fig. 15
t _f Fall Time	ALL	—	20	30	ns	(Independent of operating temperature)
L _D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L _S Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C _{ISS} Input Capacitance	ALL	—	1300	—	pF	V _{GS} = 0V, V _{DS} = 25V
C _{OSS} Output Capacitance	ALL	—	160	—	pF	f = 1.0MHz
C _{RSS} Reverse Transfer Capacitance	ALL	—	30	—	pF	See Fig. 10
R _{thJC} Junction-to-Case	ALL	—	—	1.0	°C/W	
R _{thCS} Case-to-Sink	ALL	—	0.12	—	°C/W	Mounting surface flat, smooth, and greased
R _{thJA} Junction-to-Ambient	ALL	—	—	30	°C/W	Typical-socket mount



Source-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode)	ALL	—	—	6.2	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I _{SM} Pulse Source Current (Body Diode) ①	ALL	—	—	25	A	
V _{SD} Diode Forward Voltage ③	ALL	—	—	1.5	V	T _J = 25° C, I _S = 6.2A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	200	450	940	ns	T _J = 25° C, I _F = 6.2A, di/dt = 100A/μs
Q _{RR} Reverse Recovery Charge	ALL	1.8	3.8	7.9	μC	
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5).

② @ V_{DD} = 50V, Starting T_J = 25° C, L = 16mH, R_G = 25Ω, Peak I_L = 6.8A

③ Pulse width ≤ 300μs; Duty Cycle ≤ 2%

4
N-CHANNEL
POWER MOSFETS

IRFAC40R, IRFAC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFAC40R, IRFAC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRFAC40R, IRFAC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 14b - Unclamped Inductive Waveforms




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms

IRFAC40R, IRFAC42R




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

August 1991

Features


- 6.2A and 5.4A, 600V
- $r_{DS(on)} = 1.2\Omega$ and 1.6Ω
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

Description

The IRFBC40R and IRFBC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFAC types are supplied in the JEDEC TO-220AB steel package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFBC40R	IRFBC42R	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ I_D	6.2	5.4	A
$T_C = +100^\circ\text{C}$ I_D	3.9	3.4	A
Pulsed Drain Current (1) I_{DM}	25	22	A
Gate-Source Voltage V_{GS}	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ P_D	125	125	W
Linear Derating Factor θ_{JA}	1.0	1.0	$W/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) (see Figure 14) E_{AS}	570	570	mJ
Operating and Storage Junction T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature (see Figure 5).
2. $V_{DD} = 50\text{V}$, Starting $T_J = +25^\circ\text{C}$, $L = 16\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.8\text{A}$.

Specifications IRFBC40R, IRFBC42R

Electrical Characteristics @ T_J = 25° C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain-to-Source Breakdown Voltage	IRFBC40R IRFBC42R	600	—	—	V	V _{GS} = 0V, I _D = 250μA
R _{DS(on)} Static Drain-to-Source On-State Resistance ③	IRFBC40R IRFBC42R	—	0.97 1.2	1.2 1.6	Ω	V _{GS} = 10V, I _D = 3.4A
I _{D(on)} On-State Drain Current ③	IRFBC40R IRFBC42R	6.2 5.4	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} Max. V _{GS} = 10V
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs} Forward Transconductance ③	ALL	4.7	70	—	S(U)	V _{DS} ≥ 100V, I _{DS} = 3.4A
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250 1000	μA	V _{DS} = Max. Rating, V _{GS} = 0V V _{DS} = 0.8 × Max. Rating, V _{GS} = 0V, T _J = 125° C
I _{GSS} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	V _{GS} = 20V
I _{GSS} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	V _{GS} = -20V
Q _G Total Gate Charge	ALL	—	40	60	nC	V _{GS} = 10V, I _D = 6.2A
Q _{gs} Gate-to-Source Charge	ALL	—	5.5	—	nC	V _{DS} = 0.7 × Max. Rating See Fig. 16
Q _{gd} Gate-to-Drain ("Miller") Charge	ALL	—	20	—	nC	(Independent of operating temperature)
t _{d(on)} Turn-On Delay Time	ALL	—	13	20	ns	V _{DD} = 300V, I _D = 6.2A, R _G = 9.1Ω
t _r Rise Time	ALL	—	18	27	ns	R _D = 47Ω
t _{d(off)} Turn-Off Delay Time	ALL	—	55	83	ns	See Fig. 15
t _f Fall Time	ALL	—	20	30	ns	(Independent of operating temperature)
L _D Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L _S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C _{iss} Input Capacitance	ALL	—	1300	—	pF	V _{GS} = 0V, V _{DS} = 25V
C _{oss} Output Capacitance	ALL	—	160	—	pF	f = 1.0 MHz
C _{rsb} Reverse Transfer Capacitance	ALL	—	45	—	pF	See Fig. 10
R _{thJC} Junction-to-Case	ALL	—	—	1.0	°C/W	
R _{thCS} Case-to-Sink	ALL	—	0.50	—	°C/W	Mounting surface flat, smooth, and greased
R _{thJA} Junction-to-Ambient	ALL	—	—	80	°C/W	Typical-socket mount

4
N-CHANNEL
POWER MOSFETS



Source-Drain Diode Ratings and Characteristics

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode)	ALL	—	—	6.2	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I _{SM} Pulse Source Current (Body Diode) ①	ALL	—	—	25	A	
V _{SD} Diode Forward Voltage ③	ALL	—	—	1.5	V	T _J = 25° C, I _S = 6.2A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	200	450	940	ns	T _J = 25° C, I _F = 6.2A, di/dt = 100A/μs
Q _{RR} Reverse Recovery Charge	ALL	1.8	3.8	8.0	μC	
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① Repetitive Rating: Pulse width limited by maximum junction temperature (see figure 5).

② @ V_{DD} = 50V, Starting T_J = 25° C, L = 16mH, R_G = 25Ω, Peak I_L = 6.8A

③ Pulse width ≤ 300μs; Duty Cycle ≤ 2%

IRFBC40R, IRFBC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics





Fig. 3 - Typical Saturation Characteristics



92CS-43119

Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFBC40R, IRFBC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRFBC40R, IRFBC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

August 1991

Features


- 1A and 0.8A, 80V - 100V
- $r_{DS(on)} = 0.6\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD110, IRFD111, IRFD112, and IRFD113 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD110R, IRFD111R, IRFD112R, and IRFD113R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFD110 IRFD110R	IRFD111 IRFD111R	IRFD112 IRFD112R	IRFD113 IRFD113R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	1.0	1.0	0.8	0.8	A
Pulsed Drain Current	I_{DM}	8.0	8.0	6.4	6.4	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	8.0	8.0	6.4	6.4	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (3)	E_{as}^*	19	19	19	19	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 28.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.0\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD110/112, IRFD110R/112R IRFD111/113, IRFD111R/113R	BV _{DSS}	V _{DS} = 0V, I _D = 250 μ A	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125 $^\circ$ C	-	-	1000	μ A
On-State Drain Current (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	1.0	-	-	A
			0.8	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	r _{DS(ON)}	V _{GS} = 10V, I _D = 0.8A	-	0.5	0.6	Ω
			-	0.6	0.8	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 0.8A	0.8	1.2	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	135	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	80	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} \approx 0.5BV _{DSS} , I _D = 1.0A, R _G = 9.1 Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	20	ns
Rise Time	t _r		-	15	25	ns
Turn-Off Delay Time	t _{d(OFF)}		-	15	25	ns
Fall Time	t _f		-	10	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 1.0A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	5.0	7.0	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	2.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7.0	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.	-	6.0	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Ambient	R θ JA	Free air operation	-	-	120	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	1.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	8.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ$ C, I _S = 1.0A, V _{GS} = 0V	-	-	2.5	V
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ$ C, I _F = 1.0A, dI _F /dt = 100A/ μ s	-	100	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ$ C, I _F = 1.0A, dI _F /dt = 100A/ μ s	-	0.2	-	μ C
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES:

1. T_J = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width \leq 300 μ s, Duty Cycle \leq 2%

3. V_{DD} = 25V, starting T_J = +25 $^\circ$ C, L = 28.5mH, R_{GS} = 25 Ω , I_{PEAK} = 1.0A. (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 1.3A and 1.1A, 80V - 100V
- $r_{DS(on)} = 0.30\Omega$ and 0.40Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD120, IRFD121, IRFD122, and IRFD123 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD120R, IRFD121R, IRFD122R, and IRFD123R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFD120 IRFD120R	IRFD121 IRFD121R	IRFD122 IRFD122R	IRFD123 IRFD123R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	1.3	1.3	1.1	1.1	A
Pulsed Drain Current	I_{DM}	5.2	5.2	4.4	4.4	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	5.2	5.2	4.4	4.4	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (3)	E_{as}^*	36	36	36	36	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 32\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.3\text{A}$. See Figure 15.

* R Suffix Types Only

IRFD120, IRFD121, IRFD122, IRFD123 IRFD120R, IRFD121R, IRFD122R, IRFD123R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD120/122, IRFD120R/122R IRFD121/123, IRFD121R/123R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFD120/121, IRFD120R/121R IRFD122/123, IRFD122R/123R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	1.3	-	-	A
			1.1	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD120/121, IRFD120R/121R IRFD122/123, IRFD122R/123R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 0.6A$	-	0.25	0.30	Ω
			-	0.30	0.40	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.6A$	0.9	1.0	-	S(Ω)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	450	-	pF
Output Capacitance	C _{OSS}	See Figure 9	-	200	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} \approx 0.5BV_{DSS}, I_D = 1.3A, R_G = 9.1\Omega$	-	20	40	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	35	70	ns
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns
Full Time	t _f		-	35	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 1.3A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q _{gs}		-	6.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	5.0	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.		4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		6.0	-	nH
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	120	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	1.3	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	5.2	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 1.3A, V_{GS} = 0V$	-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 1.3A, dI_F/dt = 100A/\mu s$	-	280	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 1.3A, dI_F/dt = 100A/\mu s$	-	1.6	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. $V_{DD} = 25V$, starting $T_J = +25^\circ\text{C}$, $L = 32\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.3A$. (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage

4
N-CHANNEL
POWER MOSFETS




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

IRFD1Z0, IRFD1Z1 IRFD1Z2, IRFD1Z3

N-Channel Enhancement-Mode
Power Field-Effect Transistors

August 1991

Features


- 0.4A and 0.5A, 60V - 100V
- $r_{DS(on)} = 2.4\Omega$ and 3.2Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRFD1Z0, IRFD1Z1, IRFD1Z2, and IRFD1Z3 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin DIP package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE




Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFD1Z0	IRFD1Z1	IRFD1Z2	IRFD1Z3	UNITS
Drain-Source Voltage (1)	V_{DS} 100	60	100	60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 100	60	100	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 0.5	0.5	0.4	0.4	A
Pulsed Drain Current	I_{DM} 4.0	4.0	3.2	3.2	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 4.0	4.0	3.2	3.2	A
(See Figures 14 and 15, L 100 μH)					
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.


Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	IRFD120, 2	100	—	—	V	V _{GS} = 0V I _D = 250μA	
	IRFD121, 3	60	—	—	V		
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA	
I _{GSS} Gate - Source Leakage Forward	ALL	—	—	500	nA	V _{GS} = 20V	
I _{GSS} Gate - Source Leakage Reverse	ALL	—	—	-500	nA	V _{GS} = -20V	
I _{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V	
		—	—	1000	μA	V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C	
I _{D(on)} On-State Drain Current ②	IRFD120, 1	0.5	—	—	A	V _{DS} > I _{D(on)} × R _{DS(on)} max., V _{GS} = 10V	
	IRFD122, 3	0.4	—	—	A		
R _{DS(on)} Static Drain-Source On-State Resistance ②	IRFD120, 1	—	2.2	2.4	Ω	V _{GS} = 10V, I _D = 0.25A	
	IRFD122, 3	—	2.8	3.2	Ω		
g _{fs} Forward Transconductance ②	ALL	0.25	0.35	—	S (Ω)	V _{DS} > I _{D(on)} × R _{DS(on)} max., I _D = 0.25A	
C _{iss} Input Capacitance	ALL	—	50	—	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz See Fig. 9	
C _{oss} Output Capacitance	ALL	—	20	—	pF		
C _{rss} Reverse Transfer Capacitance	ALL	—	5.0	—	pF		
t _{d(on)} Turn-On Delay Time	ALL	—	10	20	ns	V _{DD} = 0.5 BV _{DSS} , I _D = 0.25A, Z _o = 50Ω See Fig. 16 (MOSFET switching times are essentially independent of operating temperature.)	
t _r Rise Time	ALL	—	15	25	ns		
t _{d(off)} Turn-Off Delay Time	ALL	—	15	25	ns		
t _f Fall Time	ALL	—	10	20	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	2.0	3.0	nC	V _{GS} = 10V, I _D = 1.2A, V _{DS} = 0.8 Max. Rating. See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge	ALL	—	1.0	—	nC		
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	1.0	—	nC		
L _D Internal Drain Inductance	ALL	—	4.0	—	nH	Measure from the drain lead, 2.0mm (0.08 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L _S Internal Source Inductance	ALL	—	6.0	—	nH	Measured from the source lead, 2.0mm (0.08 in.) from package to source bonding pad.	

Thermal Resistance

R _{thJA} Junction-to-Ambient	ALL	—	—	120	°C/W	Free Air Operation
---------------------------------------	-----	---	---	-----	------	--------------------

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRFD120, 1	—	—	0.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRFD122, 3	—	—	0.4	A	
I _{SM} Pulse Source Current (Body Diode)	IRFD120, 1	—	—	4.0	A	
	IRFD122, 3	—	—	3.2	A	
V _{SD} Diode Forward Voltage ②	IRFD120, 1	—	—	1.4	V	T _A = 25°C, I _S = 0.5A, V _{GS} = 0V
	IRFD122, 3	—	—	1.3	V	T _A = 25°C, I _S = 0.4A, V _{GS} = 0V
t _{rr} Reverse Recovery Time	ALL	—	100	—	ns	T _J = 150°C, I _F = 0.5A, dI _F /dt = 100A/μs
Q _{RR} Reverse Recovered Charge	ALL	—	0.2	—	μC	T _J = 150°C, I _F = 0.5A, dI _F /dt = 100A/μs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① T_J = 25°C to 150°C. ② Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

IRFD120, IRFD121, IRFD122, IRFD123




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage

IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3




Fig. 7 – Breakdown Voltage Vs. Temperature




Fig. 8 – Normalized On-Resistance Vs. Temperature




Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 – Typical On-Resistance Vs. Drain Current




Fig. 12 – Maximum Drain Current Vs. Case Temperature

IRFD120, IRFD121, IRFD122, IRFD123




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Clamped Inductive Test Circuit




Fig. 15 - Clamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 0.6A and 0.45A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD210, IRFD211, IRFD212, and IRFD213 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD210R, IRFD211R, IRFD212R, and IRFD213R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFD210 IRFD210R	IRFD211 IRFD211R	IRFD212 IRFD212R	IRFD213 IRFD213R	UNITS	
Drain-Source Voltage (1)	V_{DS}	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	0.6	0.6	0.45	0.45	A
Pulsed Drain Current	I_{DM}	2.5	2.5	1.8	1.8	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	2.5	2.5	1.8	1.8	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (3)	E_{AS}^*	30	30	30	30	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

3. $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 112.7\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.2\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD210/212, IRFD210R/212R IRFD211/213, IRFD211R/213R	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125 $^\circ$ C	-	-	1000	μ A	
On-State Drain Current (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	0.6	-	-	A	
			0.45	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	r _{DS(ON)}	V _{GS} = 10V, I _D = 0.3A	-	1.0	1.5	Ω	
			-	1.5	2.4	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 0.3A	0.5	0.8	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 9	-	135	-	pF	
Output Capacitance	C _{OSS}		-	60	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	16	-	pF	
Turn-On Delay Time	t _{d(ON)}		V _{DD} \approx 0.5BV _{DSS} , I _D = 0.6A, R _G = 9.1 Ω	-	8.0	15	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	25	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	10	15	ns	
Fall Time	t _f		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 0.6A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC	
Gate-Source Charge	Q _{gs}		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.		-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	120	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	0.6	A
Pulse Source Current (Body Diode)	I _{SM}			-	-	2.5	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ\text{C}$, I _S = 0.6A, V _{GS} = 0V	-	-	2.0	V	
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ\text{C}$, I _F = 0.6A, dI _F /dt = 100A/ μ s	-	290	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ\text{C}$, I _F = 0.6A, dI _F /dt = 100A/ μ s	-	2.0	-	μ C	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES:

1. T_J = +25 $^\circ\text{C}$ to +150 $^\circ\text{C}$

2. Pulse Test: Pulse width \leq 300 μ s, Duty Cycle \leq 2%

3. V_{DD} = 20V, starting T_J = +25 $^\circ\text{C}$, L = 112.7mH, R_{GS} = 50 Ω , I_{PEAK} = 2.2A. (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

4
N-CHANNEL POWER MOSFETS

August 1991

Features


- 0.7A and 0.8A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD220, IRFD221, IRFD222, and IRFD223 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD220R, IRFD221R, IRFD222R, and IRFD223R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFD220 IRFD220R	IRFD221 IRFD221R	IRFD222 IRFD222R	IRFD223 IRFD223R	UNITS
Drain-Source Voltage (1)	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	0.8	0.8	0.7	0.7	A
Pulsed Drain Current	6.4	6.4	5.6	5.6	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13)	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	6.4	6.4	5.6	5.6	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (3)	85	85	85	85	mJ
Operating and Storage Junction	-55 to $+150$	-55 to $+150$	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 12.62\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 3.5\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD220/222, IRFD220R/222R IRFD221/223, IRFD221R/223R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFD220/221, IRFD220R/221R IRFD222/223, IRFD222R/223R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	0.8	-	-	A	
			0.7	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD220/221, IRFD220R/221R IRFD222/223, IRFD222R/223R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 0.4A$	-	0.5	0.8	Ω	
			-	0.8	1.2	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.4A$	0.5	1.1	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 9	-	450	-	pF	
Output Capacitance	C_{OSS}		-	150	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	40	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} \approx 0.5BV_{DSS}, I_D = 0.8A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns	
Rise Time	t_r		-	30	60	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns	
Fall Time	t_f		-	30	60	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		$V_{GS} = 10V, I_D = 0.8A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q_{gs}	-		6.0	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}	-		5.0	-	nC	
Internal Drain Inductance	L_D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	 <p>Modified MOSFET symbol showing the internal device inductances.</p>	-	4.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Case	$R_{\theta JC}$	Free air operation	-	-	120	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	0.8	A
Pulse Source Current (Body Diode)	I_{SM}		-	-	6.4	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 0.8A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 0.8A, dI_F/dt = 100A/\mu s$	-	150	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = 0.8A, dI_F/dt = 100A/\mu s$	-	0.6	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
- $V_{DD} = 25V$, starting $T_J = +25^\circ\text{C}$, $L = 12.62\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 3.5A$. (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage




Fig. 7 – Breakdown Voltage Vs. Temperature




Fig. 8 – Normalized On-Resistance Vs. Temperature




Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 – Typical On-Resistance Vs. Drain Current




Fig. 12 – Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

IRFD2Z0, IRFD2Z1 IRFD2Z2, IRFD2Z3

N-Channel Enhancement-Mode
Power Field-Effect Transistors

August 1991

Features


- 0.30A and 0.32A, 150V – 200V
- $r_{DS(on)} = 5.0\Omega$ and 6.5Ω
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The IRFD2Z0, IRFD2Z1, IRFD2Z2, and IRFD2Z3 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin DIP package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFD2Z0	IRFD2Z1	IRFD2Z2	IRFD2Z3	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 0.32	0.32	0.30	0.30	A
Pulsed Drain Current	I_{DM} 1.5	1.5	1.4	1.4	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped (3)	I_{LM} 1.5	1.5	1.4	1.4	A
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. See Figures 14 and 15. $L = 100\mu\text{H}$

Specifications IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Drain-Source Breakdown Voltage BV_{DSS}	IRFD2Z0 IRFD2Z2	200	—	—	V	$V_{GS} = 0$ V
	IRFD2Z1 IRFD2Z3	150	—	—	V	$I_D = 250$ μ A
	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250$ μ A
Gate-Source Leakage Forward I_{GSS}	ALL	—	—	500	nA	$V_{GS} = 20$ V
Gate-Source Leakage Reverse I_{GSS}	ALL	—	—	-500	nA	$V_{GS} = -20$ V
Zero-Gate Voltage Drain Current I_{DSS}	ALL	—	—	250	μ A	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$ V
	ALL	—	—	1000	μ A	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0$ V, $T_C = 125^\circ$ C
On-State Drain Current $I_{D(ON)}$	IRFD2Z0 IRFD2Z1	0.32	—	—	A	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ max.}}$, $V_{GS} = -10$ V
	IRFD2Z2 IRFD2Z3	0.30	—	—	A	
	ALL	—	4.6	5.0	Ω	
Static Drain-Source On-State Resistance $r_{DS(ON)}$	IRFD2Z0 IRFD2Z1	—	4.6	5.0	Ω	$V_{GS} = 10$ V, $I_D = 0.15$ A
	IRFD2Z2 IRFD2Z3	—	5.7	6.5	Ω	
	ALL	0.06	0.11	—	S(Ω)	
Forward Transconductance g_{fs}	ALL	0.06	0.11	—	S(Ω)	$V_{DS} > I_{D(ON)} \times r_{DS(ON) \text{ max.}}$, $I_D = 0.15$ A
Input Capacitance C_{iss}	ALL	—	37	—	pF	$V_{GS} = 0$ V, $V_{DS} = 25$ V, $f = 1.0$ MHz See Fig. 9
Output Capacitance C_{oss}	ALL	—	15	—	pF	
Reverse Transfer Capacitance C_{rss}	ALL	—	4.0	—	pF	
Turn-On Delay Time $t_{d(ON)}$	ALL	—	15	—	ns	$V_{DD} \approx 0.5 BV_{DSS}$, $I_D = 0.15$ A, $Z_\theta = 50$ Ω See Fig. 16 (MOSFET switching times are essentially independent of operating temperature.)
Rise Time t_r	ALL	—	10	—	ns	
Turn-Off Delay Time $t_{d(OFF)}$	ALL	—	22	—	ns	
Fall Time t_f	ALL	—	28	—	ns	
Total Gate Charge (Gate-Source Plus Gate-Drain) Q_g	ALL	—	2.5	4.0	nC	$V_{GS} = 10$ V, $I_D = 1.5$ A, $V_{DS} = 0.8$ V Max. Rating. See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)
Gate-Source Charge Q_{gs}	ALL	—	1.5	—	nC	
Gate-Drain ("Miller") Charge Q_{gd}	ALL	—	1.5	—	nC	
Internal Drain Inductance L_D	ALL	—	4.0	—	nH	Measured from the drain lead, 2.0 mm (0.08 in.) from package to center of die. Measured from the source lead, 2.0 mm (0.08 in.) from package to source bonding pad.
Internal Source Inductance L_S	ALL	—	6.0	—	nH	




THERMAL RESISTANCE

Junction-to-Ambient $R_{\theta JA}$	ALL	—	—	120	$^\circ$ C/W	Free Air Operation
-------------------------------------	-----	---	---	-----	--------------	--------------------

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode) I_S	IRFD2Z0 IRFD2Z1	—	—	0.32	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRFD2Z2 IRFD2Z3	—	—	0.30	A	
	IRFD2Z0 IRFD2Z1	—	—	1.5	A	
Pulse Source Current (Body Diode) I_{SM}	IRFD2Z2 IRFD2Z3	—	—	1.4	A	
	IRFD2Z0 IRFD2Z1	—	—	1.3	V	$T_C = 25^\circ$ C, $I_S = 0.32$ A, $V_{GS} = 0$ V
Diode Forward Voltage V_{SD}	IRFD2Z2 IRFD2Z3	—	—	1.3	V	$T_C = 25^\circ$ C, $I_S = 0.30$ A, $V_{GS} = 0$ V
	IRFD2Z0 IRFD2Z1	—	—	1.3	V	$T_C = 25^\circ$ C, $I_S = 0.30$ A, $V_{GS} = 0$ V
Reverse Recovery Time t_{rr}	ALL	—	125	—	ns	$T_J = 150^\circ$ C, $I_F = 0.30$ A, $dI_F/dt = 100$ A/ μ s
Reverse Recovered Charge Q_{RR}	ALL	—	0.2	—	μ C	$T_J = 150^\circ$ C, $I_F = 0.30$ A, $dI_F/dt = 100$ A/ μ s
Forward Turn-on Time t_{on}	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				



① $T_J = 25^\circ$ C to 150° C.

② Pulse Test: Pulse width ≤ 300 μ s, Duty Cycle $\leq 2\%$.

③ (See Fig. 14 and 15) $L = 100$ μ H




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage

IRFD2Z0, IRFD2Z1, IRFD2Z2, IRFD2Z3




Fig. 7 – Breakdown Voltage Vs. Temperature




Fig. 8 – Normalized On-Resistance Vs. Temperature




Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 – Typical On-Resistance Vs. Drain Current




Fig. 12 – Maximum Drain Current Vs. Case Temperature




Fig. 13 — Power Vs. Temperature Derating Curve




Fig. 14 — Clamped Inductive Test Circuit




Fig. 15 — Clamped Inductive Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 0.3A and 0.4A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$ and 5.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD310, IRFD311, IRFD312, and IRFD313 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD310R, IRFD311R, IRFD312R, and IRFD313R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFD310 IRFD310R	IRFD311 IRFD311R	IRFD312 IRFD312R	IRFD313 IRFD313R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 0.4	0.4	0.3	0.3	A
Pulsed Drain Current (3)	I_{DM} 1.6	1.6	1.2	1.2	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 14)	P_D 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 1.6	1.6	1.2	1.2	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 45	45	45	45	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 15).
- $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 44.89\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 1.4\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD310/312, IRFD310R/312R IRFD311/313, IRFD311R/313R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFD310/311, IRFD310R/311R IRFD312/313, IRFD312R/313R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	0.4	-	-	A	
			0.3	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD310/311, IRFD310R/311R IRFD312/313, IRFD312R/313R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 0.2A$	-	3.3	3.6	Ω	
			-	3.6	5.0	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.2A$	0.5	1.2	-	S(V)	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	135	-	pF	
Output Capacitance	C _{OSS}		-	35	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	8.0	-	pF	
Turn-On Delay Time	t _{d(ON)}		$V_{DD} \approx 0.5BV_{DSS}, I_D = 0.4A, R_G = 9.1\Omega$	-	3.0	10	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature)	-	10	20	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	5.0	10	ns	
Fall Time	t _f		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10V, I_D = 0.4A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	6.0	7.5	nC
Gate-Source Charge	Q _{gs}	-		3.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}	-		3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	 <p>Modified MOSFET symbol showing the internal device inductances.</p>	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	120	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	0.4	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	1.6	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 1.6A, V_{GS} = 0V$	-	-	1.6	V	
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 1.6A, dI_F/dt = 100A/\mu s$	-	380	-	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 1.6A, dI_F/dt = 100A/\mu s$	-	2.7	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 40V$, starting $T_J = +25^\circ\text{C}$, $L = 44.89\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 1.4A$. (See Figure 15.)




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Typical Transconductance Vs. Drain Current




Fig. 6 — Typical Source-Drain Diode Forward Voltage




Fig. 7 — Breakdown Voltage Vs. Temperature




Fig. 8 — Normalized On-Resistance Vs. Temperature




Fig. 9 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 — Typical On-Resistance Vs. Drain Current




Fig. 12 — Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 0.5A and 0.4A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$ and 2.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD320, IRFD332, IRFD322, and IRFD323 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD320R, IRFD332R, IRFD322R, and IRFD323R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFD320 IRFD320R	IRFD332 IRFD332R	IRFD322 IRFD322R	IRFD323 IRFD323R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 0.5	0.5	0.4	0.4	A
Pulsed Drain Current (3)	I_{DM} 2.0	2.0	1.6	1.6	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 2.0	2.0	1.6	1.6	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 100	100	100	100	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 29.09\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.5\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD320/322, IRFD320R/322R IRFD321/323, IRFD321R/323R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFD320/321, IRFD320R/321R IRFD322/323, IRFD322R/323R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	0.5	-	-	A	
			0.4	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD320/321, IRFD320R/321R IRFD322/323, IRFD322R/323R	r _{DS(ON)}	V _{GS} = 10V, I _D = 0.25A	-	1.5	1.8	Ω	
			-	1.8	2.5	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 0.25A	1.0	2.0	-	S(Ω)	
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	455	-	pF	
Output Capacitance	C _{oss}		-	100	-	pF	
Reverse Transfer Capacitance	C _{rss}		-	20	-	pF	
Turn-On Delay Time	t _{d(ON)}		V _{DD} ≈ 0.5BV _{DSS} , I _D = 0.5A, R _G = 9.1Ω	-	20	40	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	50	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns	
Fall Time	t _f		-	25	50	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		V _{GS} = 10V, I _D = 0.5A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	15	nC
Gate-Source Charge	Q _{gs}		-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	120	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	0.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	2.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 2.0A, V _{GS} = 0V	-	-	1.6	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 2.0A, dI _F /dt = 100A/μs	-	450	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 2.0A, dI _F /dt = 100A/μs	-	3.1	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES:

- T_J = +25°C to +150°C
- Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- V_{DD} = 40V, starting T_J = +25°C, L = 29.09mH, R_{GS} = 50Ω, I_{P(EAK)} = 2.5A. (See Figure 15.)




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Typical Transconductance Vs. Drain Current




Fig. 6 — Typical Source-Drain Diode Forward Voltage




Fig. 7 — Breakdown Voltage Vs. Temperature




Fig. 8 — Normalized On-Resistance Vs. Temperature




Fig. 9 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 — Typical On-Resistance Vs. Drain Current




Fig. 12 — Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 3.0A and 3.5A, 80V - 100V
- $r_{DS(on)} = 0.6\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF110, IRFF111, IRFF112, and IRFF113 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF110R, IRFF111R, IRFF112R, and IRFF113R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF110 IRFF110R	IRFF111 IRFF111R	IRFF112 IRFF112R	IRFF113 IRFF113R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3)	I_{DM}	14	14	12	12	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	15	15	15	15	W
Linear Derating Factor		0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{as}^*	19	19	19	19	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 5\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 2.3\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.5\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF110/112, IRFF110R/112R IRFF111/113, IRFF111R/113R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V		
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA		
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA		
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA		
On-State Drain Current (Note 2) IRFF110/111, IRFF110R/111R IRFF112/113, IRFF112R/113R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	3.5	-	-	A		
			3.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF110/111, IRFF110R/111R IRFF112/113, IRFF112R/113R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.5A	-	0.5	0.6	Ω		
			-	0.6	0.8	Ω		
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, I _D = 1.5A	1.0	1.5	-	S(Ω)		
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	135	-	pF		
Output Capacitance	C _{OSS}	See Figure 10	-	80	-	pF		
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF		
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 0.5BV _{DSS} , I _D = 3.5A, R _G = 9.1Ω	-	10	20	ns		
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	15	25	ns		
Turn-Off Delay Time	t _{d(OFF)}		-	15	25	ns		
Fall Time	t _f		-	10	20	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 3.5A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC		
Gate-Source Charge	Q _{gs}		-	2.0	-	nC		
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC		
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	8.33	°C/W		
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	°C/W		

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	14	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 3.5A, V _{GS} = 0V	-	-	2.5	V	
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 3.5A, dI _F /dt = 100A/μs	-	200	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 3.5A, dI _F /dt = 100A/μs	-	1.0	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V_{DD} = 5V, starting T_J = +25°C, L = 2.3mH, R_{GS} = 25Ω, I_{PEAK} = 3.5A. (See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

August 1991

Features

- 5.0A and 6.0A, 80V - 100V
- $r_{DS(on)} = 0.30\Omega$ and 0.40Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF120, IRFF121, IRFF122, and IRFF123 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF120R, IRFF121R, IRFF122R, and IRFF123R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4
N-CHANNEL POWER MOSFETs

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF120 IRFF120R	IRFF121 IRFF121R	IRFF122 IRFF122R	IRFF123 IRFF123R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (3)	I_{DM}	24	24	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	20	20	20	20	W
Linear Derating Factor		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	24	24	20	20	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{as}^*	36	36	36	36	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 1.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 6.0\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF120, IRFF121, IRFF122, IRFF123 IRFF120R, IRFF121R, IRFF122R, IRFF123R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF120/122, IRFF120R/122R IRFF121/123, IRFF121R/123R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V	
			80	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	250	μA	
			-	-	1000	μA	
On-State Drain Current (Note 2) IRFF120/121, IRFF120R/121R IRFF122/123, IRFF122R/123R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	6.0	-	-	A	
			5.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF120/121, IRFF120R/121R IRFF122/123, IRFF122R/123R	r _{DS(ON)}	V _{GS} = 10V, I _D = 3.0A	-	0.25	0.30	Ω	
			-	0.30	0.40	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 3.0A	1.5	2.9	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	450	-	pF	
Output Capacitance	C _{OSS}		-	20	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 0.5BV _{DSS} , I _D = 6.0A, R _G = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns	
Rise Time	t _r		-	37	70	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns	
Fall Time	t _f		-	35	70	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		V _{GS} = 10V, I _D = 6.0A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	10	15	nC
Gate-Source Charge	Q _{gs}		-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	4.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.		-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	6.25	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	6.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	24	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 6.0A, V _{GS} = 0V	-	-	2.5	V	
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 6.0A, dI _F /dt = 100A/μs	-	230	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 6.0A, dI _F /dt = 100A/μs	-	1.0	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs,
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5).

4. V_{DD} = 5V, starting T_J = +25°C,
L = 1.5mH, R_{GS} = 25Ω, I_{PEAK} = 6.0A. (See
Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

August 1991

Features

- 7.0A and 8.0A, 80V - 100V
- $r_{DS(on)} = 0.18\Omega$ and 0.25Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF130, IRFF131, IRFF132, and IRFF133 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF130R, IRFF131R, IRFF132R, and IRFF133R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF130 IRFF130R	IRFF131 IRFF131R	IRFF132 IRFF132R	IRFF133 IRFF133R	UNITS	
Drain-Source Voltage (1)	V_{DS}	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	100	80	100	80	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	8.0	8.0	7.0	7.0	A
Pulsed Drain Current (3)	I_{DM}	32	32	28	28	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	25	25	25	25	W
Linear Derating Factor		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	32	32	28	28	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{as}^*	69	69	69	69	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 1.62\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8.0\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFF130/132, IRFF130R/132R IRFF131/133, IRFF131R/133R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V		
			80	-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA		
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	μA		
On-State Drain Current (Note 2) IRFF130/131, IRFF130R/131R IRFF132/133, IRFF132R/133R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	8.0	-	-	A		
			7.0	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFF130/131, IRFF130R/131R IRFF132/133, IRFF132R/133R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 4.0\text{A}$	-	0.14	0.18	Ω		
			-	0.20	0.25	Ω		
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 4.0\text{A}$	4.0	5.5	-	S(Ω)		
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	600	-	pF		
Output Capacitance	C _{OSS}	See Figure 10	-	300	-	pF		
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF		
Turn-On Delay Time	t _{d(ON)}	$V_{DD} \approx 0.5BV_{DSS}, I_D = 8.0\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	50	ns		
Rise Time	t _r		-	80	150	ns		
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns		
Fall Time	t _f		-	80	150	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10\text{V}, I_D = 8.0\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	30	nC	
Gate-Source Charge	Q _{gs}		-	9.0	-	nC		
Gate-Drain ("Miller") Charge	Q _{gd}		-	9.0	-	nC		
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.			-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	-	nH
Junction-to-Case	R _{θJC}			-	-	5.0	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation		-	-	175	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	8.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	32	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 8.0\text{A}, V_{GS} = 0\text{V}$		-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		-	300	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 8.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		-	1.5	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .		-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$,
 $L = 1.62\text{mH}, R_{GS} = 25\Omega, I_{PEAK} = 8.0\text{A}$.
(See Figure 15.)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features


- 1.8A and 2.2A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF210, IRFF211, IRFF212, and IRFF213 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF210R, IRFF211R, IRFF212R, and IRFF213R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF210 IRFF210R	IRFF211 IRFF211R	IRFF212 IRFF212R	IRFF213 IRFF213R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 2.2	2.2	1.8	1.8	A
Pulsed Drain Current (3)	I_{DM} 9.0	9.0	7.5	7.5	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 15	15	15	15	W
Linear Derating Factor	0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 9.0	9.0	7.5	7.5	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 30	30	30	30	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 11.16\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.2\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF210, IRFF211, IRFF212, IRFF213 IRFF210R, IRFF211R, IRFF212R, IRFF213R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF210/212, IRFF210R/212R IRFF211/213, IRFF211R/213R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF210/211, IRFF210R/211R IRFF212/213, IRFF212R/213R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	2.2	-	-	A	
			1.8	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF210/211, IRFF210R/211R IRFF212/213, IRFF212R/213R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.25A	-	1.0	1.5	Ω	
			-	1.5	2.4	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 1.25A	0.8	1.3	-	S(V)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	135	-	pF	
Output Capacitance	C _{OSS}		-	60	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	16	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 0.5BV _{DSS} , I _D = 2.2A, R _G = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	8.0	15	ns	
Rise Time	t _r		-	15	25	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	10	15	ns	
Fall Time	t _f		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		V _{GS} = 10V, I _D = 2.2A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC
Gate-Source Charge	Q _{gs}		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.		-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	8.33	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	2.2	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	9.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 2.2A, V _{GS} = 0V	-	-	2.0	V	
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 2.2A, dI _F /dt = 100A/μs	-	290	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 2.2A, dI _F /dt = 100A/μs	-	2.0	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width < 300μs, Duty Cycle < 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V_{DD} = 20V, starting T_J = +25°C, L = 11.16mH, R_{GS} = 50Ω, I_{FPEAK} = 2.2A. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

4
N-CHANNEL
POWER MOSFETS

August 1991

Features

- 3.0A and 3.5A, 150V - 200V
- $r_{DS(on)} = 0.8\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF220, IRFF221, IRFF222, and IRFF223 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF220R, IRFF221R, IRFF222R, and IRFF223R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF220 IRFF220R	IRFF221 IRFF221R	IRFF222 IRFF222R	IRFF223 IRFF223R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3)	I_{DM} 14	14	12	12	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 20	20	20	20	W
Linear Derating Factor	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 85	85	85	85	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.

 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.


3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

 4. $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 12.5\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 3.5\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF220/222, IRFF220R/222R IRFF221/223, IRFF221R/223R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V
			150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFF220/221, IRFF220R/221R IRFF222/223, IRFF222R/223R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.5	-	-	A
			3.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF220/221, IRFF220R/221R IRFF222/223, IRFF222R/223R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 2.0A$	-	0.5	0.8	Ω
			-	0.8	0.2	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 2.0A$	1.5	2.25	-	S(V)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	450	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	40	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} \approx 0.5BV_{DSS}, I_D = 3.5A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns
Rise Time	t_r		-	30	60	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns
Fall Time	t_f		-	30	60	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		$V_{GS} = 10V, I_D = 3.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15
Gate-Source Charge	Q_{gs}		-	5.0	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	6.0	-	nC
Internal Drain Inductance	L_D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.	-	15	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	6.25	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	175	$^\circ\text{C/W}$



4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	14	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	350	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	2.3	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-



NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 20V$, starting $T_J = +25^\circ\text{C}$, $L = 12.5\text{mH}, R_{GS} = 50\Omega, I_{PEAK} = 3.5A$. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Figure 13 - Maximum Drain Current Vs. Case Temperature




Figure 14a - Clamped Inductive Test Circuit




Figure 15a - Unclamped Energy Test Circuit




Figure 14b - Clamped Inductive Waveforms




Figure 15b - Unclamped Energy Waveforms




Figure 16 - Switching Time Test Circuit




Figure 17 - Gate Charge Test Circuit

August 1991

Features

- 4.5A and 5.5A, 150V - 200V
- $r_{DS(on)} = 0.4\Omega$ and 0.6Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF230, IRFF231, IRFF232, and IRFF233 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF230R, IRFF231R, IRFF232R, and IRFF233R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF230 IRFF230R	IRFF231 IRFF231R	IRFF232 IRFF232R	IRFF233 IRFF233R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 5.5	5.5	4.5	4.5	A
Pulsed Drain Current (3)	I_{DM} 22	22	18	18	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 25	25	25	25	W
Linear Derating Factor	0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 22	22	18	18	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 85	85	85	85	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 8.9\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 5.5\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF230, IRFF231, IRFF232, IRFF233 IRFF230R, IRFF231R, IRFF232R, IRFF233R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF230/232, IRFF230R/232R IRFF231/233, IRFF231R/233R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF230/231, IRFF230R/231R IRFF232/233, IRFF232R/233R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	5.5	-	-	A	
			4.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF230/231, IRFF230R/231R IRFF232/233, IRFF232R/233R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$	-	0.25	0.4	Ω	
			-	0.4	0.6	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 3.0\text{A}$	2.5	4.5	-	S(V)	
Input Capacitance	C _{iSS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF	
Output Capacitance	C _{oSS}		-	250	-	pF	
Reverse Transfer Capacitance	C _{rSS}		-	80	-	pF	
Turn-On Delay Time	t _{d(ON)}		$V_{DD} \approx 0.5BV_{DSS}, I_D = 5.5\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns
Rise Time	t _r		-	-	50	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	-	50	ns	
Fall Time	t _f		-	-	40	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10\text{V}, I_D = 5.5\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	19	30	nC	
Gate-Source Charge	Q _{gs}		-	10	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	9.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	5.0	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	5.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	22	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 5.5\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	450	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 5.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	3.0	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 8.9\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 5.5\text{A}$. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

4
N-CHANNEL
POWER MOSFETS

August 1991

Features

- 1.35A and 1.15A, 350V - 400V
- $r_{DS(on)} = 3.6\Omega$ and 5.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF310, IRFF311, IRFF312, and IRFF313 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF310R, IRFF311R, IRFF312R, and IRFF313R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFF310 IRFF310R	IRFF311 IRFF311R	IRFF312 IRFF312R	IRFF313 IRFF313R	UNITS
Drain-Source Voltage (1)	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	1.35	1.35	1.15	1.15	A
Pulsed Drain Current (3)	5.5	5.5	4.5	4.5	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	15	15	15	15	W
Linear Derating Factor	0.12	0.12	0.12	0.12	W/ $^\circ\text{C}$
Inductive Current, Clamped	5.5	5.5	4.5	4.5	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	150	150	150	150	mJ
Operating and Storage Junction	-55 to $+150$	-55 to $+150$	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 44.89\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 1.35\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF310/312, IRFF310R/312R IRFF311/313, IRFF311R/313R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF310/311, IRFF310R/311R IRFF312/313, IRFF312R/313R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	1.35	-	-	A	
			1.15	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF310/311, IRFF310R/311R IRFF312/313, IRFF312R/313R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 0.8A$	-	3.3	3.6	Ω	
			-	3.6	5.0	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.8A$	0.5	1.2	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	135	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	35	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	8.0	-	pF	
Turn-On Delay Time	t _{d(ON)}		$V_{DD} \approx 0.5BV_{DSS}, I_D = 1.35A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	3.0	10	ns
Rise Time	t _r		-	10	20	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	5.0	10	ns	
Fall Time	t _f		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 1.35A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit.	-	6.0	7.5	nC	
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	3.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R _{θJC}		-	-	8.33	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	1.35	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	5.5	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 1.35A, V_{GS} = 0V$	-	-	1.6	V	
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 1.35A, dI_F/dt = 100A/\mu s$	-	380	-	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 1.35A, dI_F/dt = 100A/\mu s$	-	2.7	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 40V$, starting $T_J = +25^\circ\text{C}$,
 $L = 44.89\text{mH}, R_{GS} = 50\Omega, I_{PEAK} = 1.35A$.
(See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features

- 2.0A and 2.5A, 350V - 400V
- $r_{DS(on)} = 1.8\Omega$ and 2.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF320, IRFF321, IRFF322, and IRFF323 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF320R, IRFF321R, IRFF322R, and IRFF323R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF320 IRFF320R	IRFF321 IRFF321R	IRFF322 IRFF322R	IRFF323 IRFF323R	UNITS	
Drain-Source Voltage (1)	V_{DS}	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	2.5	2.5	2.0	2.0	A
Pulsed Drain Current (3)	I_{DM}	10	10	8.0	8.0	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	20	20	20	20	W
Linear Derating Factor		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	10	10	8.0	8.0	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{as}^*	100	100	100	100	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 29.09\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.5\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF320, IRFF321, IRFF322, IRFF323 IRFF320R, IRFF321R, IRFF322R, IRFF323R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF320/322, IRFF320R/322R IRFF321/323, IRFF321R/323R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	400	-	-	V	
			350	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF320/321, IRFF320R/321R IRFF322/323, IRFF322R/323R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	2.5	-	-	A	
			2.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF320/321, IRFF320R/321R IRFF322/323, IRFF322R/323R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 1.25\text{A}$	-	1.5	1.8	Ω	
			-	1.8	2.5	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 1.25\text{A}$	1.0	2.0	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	450	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	100	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	20	-	pF	
Turn-On Delay Time	t _{d(ON)}		$V_{DD} \approx 0.5\text{BV}_{DSS}, I_D = 2.5\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	20	40	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	25	50	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns	
Fall Time	t _f		-	25	50	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	12	15	nC	
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	6.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2 in.) from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	6.25	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier. 	-	-	2.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	10	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 2.5\text{A}, V_{GS} = 0\text{V}$	-	-	1.6	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 2.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	450	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 2.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	3.1	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$,
 $L = 29.09\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.5\text{A}$.
(See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

4
N-CHANNEL
POWER MOSFETS

August 1991

Features

- 3.0A and 3.5A, 350V - 400V
- $r_{DS(on)} = 1.0\Omega$ and 1.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF330, IRFF331, IRFF332, and IRFF333 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF330R, IRFF331R, IRFF332R, and IRFF333R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF330 IRFF330R	IRFF331 IRFF331R	IRFF332 IRFF332R	IRFF333 IRFF333R	UNITS
Drain-Source Voltage (1)	V_{DS} 400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.5	3.5	3.0	3.0	A
Pulsed Drain Current (3)	I_{DM} 14	14	12	12	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 25	25	25	25	W
Linear Derating Factor	0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 14	14	12	12	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 300	300	300	300	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 42.85\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.5\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF330, IRFF331, IRFF332, IRFF333 IRFF330R, IRFF331R, IRFF332R, IRFF333R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF330/332, IRFF330R/332R IRFF331/333, IRFF331R/333R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFF330/331, IRFF330R/331R IRFF332/333, IRFF332R/333R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	3.5	-	-	A
			3.0	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF330/331, IRFF330R/331R IRFF332/333, IRFF332R/333R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 2.0A$	-	0.8	1.0	Ω
			-	1.0	1.5	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 2.0A$	2.0	3.5	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	700	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	150	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	40	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} \approx 175V, I_D = 3.5A, R_G = 9.1\Omega$	-	-	30	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	35	ns
Turn-Off Delay Time	t _{d(OFF)}		-	-	55	ns
Fall Time	t _f		-	-	35	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 3.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	18	30	nC
Gate-Source Charge	Q _{gs}		-	11	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7.0	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.	-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	5.0	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	3.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	14	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	600	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 3.5A, dI_F/dt = 100A/\mu s$	-	4.0	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 50V$, starting $T_J = +25^\circ\text{C}$, $L = 42.85\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.5A$. (See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features

- 1.4A and 1.6A, 450V - 500V
- $r_{DS(on)} = 3.0\Omega$ and 4.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF420, IRFF421, IRFF422, and IRFF423 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF420R, IRFF421R, IRFF422R, and IRFF423R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFF420 IRFF420R	IRFF421 IRFF421R	IRFF422 IRFF422R	IRFF423 IRFF423R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 1.6	1.6	1.4	1.4	A
Pulsed Drain Current (3)	I_{DM} 6.5	6.5	5.5	5.5	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 20	20	20	20	W
Linear Derating Factor	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 6.5	6.5	5.5	5.5	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{as}^* 210	210	210	210	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 143.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.6\text{A}$. See Figure 15.


* R Suffix Types Only

IRFF420, IRFF421, IRFF422, IRFF423 IRFF420R, IRFF421R, IRFF422R, IRFF423R

Electrical Characteristics $T_C = +25^{\circ}\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF420/422, IRFF420R/422R IRFF421/423, IRFF421R/423R	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125 $^{\circ}$ C	-	-	1000	μ A
On-State Drain Current (Note 2) IRFF420/421, IRFF420R/421R IRFF422/423, IRFF422R/423R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	1.6	-	-	A
			1.4	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF420/421, IRFF420R/421R IRFF422/423, IRFF422R/423R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.0A	-	2.5	3.0	Ω
			-	3.0	4.0	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 1.0A	1.0	1.75	-	S(J)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	300	-	pF
Output Capacitance	C _{oSS}	See Figure 10	-	75	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	20	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} \approx 0.5BV _{DSS} , I _D = 1.6A, R _G = 9.1 Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	30	60	ns
Rise Time	t _r		-	25	50	ns
Turn-Off Delay Time	t _{d(OFF)}		-	30	60	ns
Fall Time	t _f		-	15	30	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 1.6A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	11	15	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	5.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	6.0	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.	-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	6.25	$^{\circ}\text{C}/\text{W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	$^{\circ}\text{C}/\text{W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	1.6	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	6.5	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^{\circ}$ C, I _S = 1.6A, V _{GS} = 0V	-	-	1.4	V	
Reverse Recovery Time	t _{rr}	T _J = +150 $^{\circ}$ C, I _F = 1.6A, dI _F /dt = 100A/ μ s	-	600	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^{\circ}$ C, I _F = 1.6A, dI _F /dt = 100A/ μ s	-	3.5	-	μ C	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25 $^{\circ}$ C to +150 $^{\circ}$ C

2. Pulse Test: Pulse width \leq 300 μ s,
Duty Cycle \leq 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5).

4. V_{DD} = 50V, starting T_J = +25 $^{\circ}$ C,
L = 143.5mH, R_{GS} = 25 Ω , I_{PEAK} = 1.6A.
(See Figure 15.)




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features

- 2.25A and 2.75A, 450V - 500V
- $r_{DS(on)} = 1.5\Omega$ and 2.0Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFF430, IRFF431, IRFF432, and IRFF433 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFF430R, IRFF431R, IRFF432R, and IRFF433R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFF430 IRFF430R	IRFF431 IRFF431R	IRFF432 IRFF432R	IRFF433 IRFF433R	UNITS	
Drain-Source Voltage (1)	V_{DS}	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	500	450	500	450	V
Continuous Drain Current $T_C = +25^\circ\text{C}$	I_D	2.75	2.75	2.25	2.25	A
Pulsed Drain Current (3)	I_{DM}	11	11	9.0	9.0	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	P_D	25	25	25	25	W
Linear Derating Factor		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	11	11	9.0	9.0	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{as}^*	300	300	300	300	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 69.42$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.75\text{A}$. See Figure 15.


* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF430/432, IRFF430R/432R IRFF431/433, IRFF431R/433R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V	
			450	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating × 0.8, V _{GS} = 0V, T _C = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFF430/431, IRFF430R/431R IRFF432/433, IRFF432R/433R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	2.75	-	-	A	
			2.25	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF430/431, IRFF430R/431R IRFF432/433, IRFF432R/433R	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.5A	-	1.3	1.5	Ω	
			-	1.5	2.0	Ω	
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, I _D = 1.5A	1.5	2.5	-	S(Ω)	
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Figure 10	-	600	-	pF	
Output Capacitance	C _{OSS}		-	100	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	30	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 225V, I _D = 2.75A, R _G = 9.1Ω	-	-	30	ns	
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	-	30	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	-	55	ns	
Fall Time	t _f		-	-	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 2.75A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	22	30	nC	
			-	11	-	nC	
Gate-Source Charge	Q _{gs}		-	11	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	11	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5.0mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L _S	Measured from the source lead, 5.0mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	R _{θJC}		-	-	5.0	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	175	°C/W	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	2.75	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	11	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 2.75A, V _{GS} = 0V	-	-	1.4	V	
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 2.75A, dI _F /dt = 100A/μs	-	800	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 2.75A, dI _F /dt = 100A/μs	-	4.6	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. V_{DD} = 50V, starting T_J = +25°C, L = 69.42mH, R_{GS} = 50Ω, I_{PEAK} = 2.75A. (See Figure 15.)

IRFF430, IRFF431, IRFF432, IRFF433 IRFF430R, IRFF431R, IRFF432R, IRFF433R




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Figure 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit



HARRIS

IRFP140R, IRFP141R IRFP142R, IRFP143R

**N-Channel Power MOSFETs
Avalanche Energy Rated**

August 1991

Features


- 27A and 31A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$ and 0.099Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP140R, IRFP141R, IRFP142R, and IRFP143R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP140R	IRFP141R	IRFP142R	IRFP143R	UNITS
Drain-Source Voltage (1)	100	80	100	80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	100	80	100	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	31	31	27	27	A
$T_C = +100^\circ\text{C}$	22	22	19	19	A
Pulsed Drain Current (3)	120	120	110	110	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	180	180	180	180	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	100	100	100	100	mJ
Operating and Storage Junction	-55 to +175	-55 to +175	-55 to +175	-55 to +175	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 160\mu\text{H}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 31\text{A}$. See Figures 14 and 15.

4
N-CHANNEL
POWER MOSFETs

Specifications IRFP140R, IRFP141R, IRFP142R, IRFP143R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP140R, IRFP142R IRFP141R, IRFP143R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP140R, IRFP141R IRFP142R, IRFP143R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	31	-	-	A
			27	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP140R, IRFP141R IRFP142R, IRFP143R	r _{DS(ON)}	V _{GS} = 10V, I _D = 19A	-	0.055	0.077	Ω
			-	0.077	0.099	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 19A	9.3	14	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1275	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	160	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D ≈ 28A, R _G = 9.1Ω, R _D = 1.8Ω See Figure 18. (MOSFET switching times are essentially independent of operating temperature)	-	15	23	ns
Rise Time	t _r		-	72	110	ns
Turn-Off Delay Time	t _{d(OFF)}		-	40	60	ns
Fall Time	t _f		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 34A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	59	nC
Gate-Source Charge	Q _{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	21	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R _{θJC}		-	-	0.83	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	31	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	120	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 31A, V _{GS} = 0V	-	-	2.5	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs	70	150	300	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs	0.44	0.91	1.9	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 160μH, R_{GS} = 50Ω, I_{PEAK} = 31A. (See Figures 14 & 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 34A and 40A, 60V - 100V
- $r_{DS(on)} = 0.055\Omega$ and 0.08Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP150, IRFP151, IRFP152, and IRFP153 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP150R, IRFP151R, IRFP152R, and IRFP153R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFP150 IRFP150R	IRFP151 IRFP151R	IRFP152 IRFP152R	IRFP153 IRFP153R	UNITS
Drain-Source Voltage (1)	100	60	100	60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	100	60	100	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	40	40	34	34	A
$T_C = +100^\circ\text{C}$	26	26	22	22	A
Pulsed Drain Current (3)	160	160	140	140	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	180	180	180	180	W
Linear Derating Factor	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped	170	170	140	140	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	150	150	150	150	mJ
Operating and Storage Junction	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 10\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 170\mu\text{H}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 40\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP150/152, IRFP150R/152R IRFP151/153, IRFP151R/153R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100	-	-	V
			60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP150/151, IRFP150R/151R IRFP152/153, IRFP152R/153R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	40	-	-	A
			34	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP150/151, IRFP150R/151R IRFP152/153, IRFP152R/153R	r _{DS(ON)}	V _{GS} = 10V, I _D = 22A	-	0.045	0.055	Ω
			-	0.06	0.08	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} = 2 x V _{GS} , I _D = 20A	13	20	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	2000	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	1000	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	350	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 50V, I _D = 40A, R _G = 6.8Ω	-	15	24	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	140	210	ns
Turn-Off Delay Time	t _{d(OFF)}		-	60	89	ns
Fall Time	t _f		-	90	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 40A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	110	nC
Gate-Source Charge	Q _{gs}		-	20	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	30	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances. 				
Junction-to-Case	R _{θJC}		-	-	0.70	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 	-	-	40	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	170	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 40A, V _{GS} = 0V	-	-	2.5	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 40A, dI _F /dt = 100A/μs	98	-	530	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 40A, dI _F /dt = 100A/μs	0.41	-	2.5	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

- NOTES: 1. T_J = +25°C to +150°C
 2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. V_{DD} = 10V, Start T_J = +25°C, L = 170μH, R_{GS} = 50Ω, I_{PEAK} = 40A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



HARRIS

IRFP240R, IRFP241R IRFP242R, IRFP243R

**N-Channel Power MOSFETs
Avalanche Energy Rated**

August 1991

Features


- 18A and 20A, 200V - 150V
- $r_{DS(on)} = 0.18\Omega$ and 0.22Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP240R, IRFP241R, IRFP242R, and IRFP243R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP240R	IRFP241R	IRFP242R	IRFP243R	UNITS
Drain-Source Voltage (1)	V_{DS} 200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 200	150	120	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 20	20	18	18	A
$T_C = +100^\circ\text{C}$	I_D 12	12	11	11	A
Pulsed Drain Current (3)	I_{DM} 80	80	72	72	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 150	150	150	150	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{as} 510	510	510	510	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L 300	300	300	300	$^\circ\text{C}$

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 1.9\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 20\text{A}$. See Figures 14 and 15.


CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991

File Number **2087.1**

4
N-CHANNEL
POWER MOSFETs

Specifications IRFP240R, IRFP241R, IRFP242R, IRFP243R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP240R, IRFP242R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	200	-	-	V
			150	-	-	V
IRFP241R, IRFP243R			2.0	-	4.0	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFP240R, IRFP241R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 11V$	20	-	-	A
			18	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP240R, IRFP241R	r _{DS(ON)}	$V_{GS} = 10V, I_D = 10A$	-	0.14	0.18	Ω
			-	0.20	0.22	Ω
IRFP242R, IRFP243R			-	0.14	0.18	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 11A$	7.3	11	-	S(Ω)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1275	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	500	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	160	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 100V, I_D = 18A, R_G = 9.1\Omega$	-	14	21	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	51	77	ns
Turn-Off Delay Time	t _{d(OFF)}		-	45	68	ns
Fall Time	t _f		-	36	54	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	43	60	nC
Gate-Source Charge	Q _{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	32	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
		Modified MOSFET symbol showing the internal device inductances.				
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	20	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	80	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 18A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	120	250	530	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 18A, dI_F/dt = 100A/\mu s$	1.3	2.6	5.6	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 1.9\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 20A$. (See Figures 14 & 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

IRFP244, IRFP245 IRFP246, IRFP247

N-Channel Power MOSFETs
Avalanche Energy Rated

August 1991

Features


- 15A and 14A, 275V - 250V
- $r_{DS(on)} = 0.28\Omega$ and 0.34Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275V, 250V DC Rated - 120V AC Line System Operation

Description

The IRFP244, IRFP245, IRFP246, and IRFP247 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP244	IRFP245	IRFP246	IRFP247	UNITS	
Drain-Source Voltage (1)	V_{DS}	250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	15	14	15	14	A
$T_C = +100^\circ\text{C}$	I_D	9.7	8.8	9.7	8.8	A
Pulsed Drain Current (3)	I_{DM}	60	56	60	56	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	150	150	150	150	W
Linear Derating Factor		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS}	550	550	550	550	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.0\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 15\text{A}$. See Figures 14 and 15.

Specifications IRFP244, IRFP245, IRFP246, IRFP247

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP244, IRFP245 IRFP246, IRFP247	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	250	-	-	V
			275	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFP244, IRFP246 IRFP245, IRFP247	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	15	-	-	A
			14	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP244, IRFP246 IRFP245, IRFP247	r _{DS(ON)}	$V_{GS} = 10V, I_D = 10A$	-	0.20	0.28	Ω
			-	0.24	0.34	V
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 10A$	6.7	11	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1300	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	320	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	69	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 15A, R_G = 9.1\Omega$, See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	24	ns
Rise Time	t _r		-	67	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	53	80	ns
Fall Time	t _f		-	49	74	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10V, I_D = 15A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59
Gate-Source Charge	Q _{gs}		-	6.6	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	20	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 6mm (0.25") from package to center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from package to source bonding pad.	-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	15	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	60	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 15A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	150	300	640	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	1.6	3.4	7.2	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.0\text{mH}$,
 $R_{GS} = 25\Omega$, $I_{PEAK} = 15A$.
(See Figures 14 & 15)

4

N-CHANNEL
POWER MOSFETS

Specifications IRFP244, IRFP245, IRFP246, IRFP247




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFP244, IRFP245, IRFP246, IRFP247




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs case temperature.




Fig. 14 - Unclamped energy test circuit.




Fig. 15 - Unclamped energy waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.

IRFP250/251/252/253 IRFP250R/251R/252R/253R

N-Channel Power MOSFETs
Avalanche Energy Rated*

August 1991

Features


- 27A and 33A, 150V - 200V
- $r_{DS(on)} = 0.085\Omega$ and 0.120Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP250, IRFP251, IRFP252, and IRFP253 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP250R, IRFP251R, IRFP252R, and IRFP253R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFP250 IRFP250R	IRFP251 IRFP251R	IRFP252 IRFP252R	IRFP253 IRFP253R	UNITS
Drain-Source Voltage (1)	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	200	150	200	150	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	33	33	27	27	A
$T_C = +100^\circ\text{C}$	21	21	17	17	A
Pulsed Drain Current (3)	130	130	110	110	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	180	180	180	180	W
Linear Derating Factor	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped	120	120	100	100	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	810	810	810	810	mJ
Operating and Storage Junction	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 1.1\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 33\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP250/252, IRFP250R/252R IRFP251/253, IRFP251R/253R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFP250/251, IRFP250R/251R IRFP252/253, IRFP252R/253R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max.}, V_{GS} = 10\text{V}$	33	-	-	A	
			27	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFP250/251, IRFP250R/251R IRFP252/253, IRFP252R/253R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 17\text{A}$	-	0.07	0.085	Ω	
			-	0.09	0.120	Ω	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50\text{V}, I_D = 17\text{A}$	13	19	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 10	-	2000	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	800	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	300	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 100\text{V}, I_D = 30\text{A}, R_G = 6.2\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	18	30	ns	
Rise Time	t _r		-	125	180	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	70	100	ns	
Fall Time	t _f		-	80	120	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10\text{V}, I_D = 30\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	79	120	nC	
Gate-Source Charge	Q _{gs}		-	12	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	42	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R _{θJC}			-	-	0.70	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased		-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation		-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	33	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	130	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 33\text{A}, V_{GS} = 0\text{V}$		-	-	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 30\text{A}, di_F/dt = 100\text{A}/\mu\text{s}$		140	-	630	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 30\text{A}, di_F/dt = 100\text{A}/\mu\text{s}$		1.8	-	8.1	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .		-	-	-	-

- NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 1.1\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 33\text{A}$ (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL GATE TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

4
N-CHANNEL
POWER MOSFETS




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS

IRFP254, IRFP255 IRFP256, IRFP257

N-Channel Power MOSFETs
Avalanche Energy Rated

August 1991

Features


- 21A and 23A, 250V and 275V
- $r_{DS(on)} = 0.14\Omega$ and 0.17Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 250V, 275V DC Rated - 120V AC Line System Operation

Description

The IRFP254, IRFP255, IRFP256, and IRFP257 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFP254	IRFP255	IRFP256	IRFP257	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 23	21	23	21	A
$T_C = +100^\circ\text{C}$	I_D 15	13	15	13	A
Pulsed Drain Current (3)	I_{DM} 92	84	92	84	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 180	180	180	180	W
Linear Derating Factor	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{as} 1000	1000	1000	1000	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 3.1\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 23\text{A}$. See Figures 14 and 15.

Specifications IRFP254, IRFP255, IRFP256, IRFP257

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFP254, IRFP255 IRFP256, IRFP257	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	250	-	-	V		
			275	-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V		
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA		
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA		
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	1000	μA		
On-State Drain Current (Note 2) IRFP254, IRFP256 IRFP255, IRFP257	I _{D(ON)}	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	23	-	-	A		
			21	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFP254, IRFP256 IRFP255, IRFP257	r _{DS(ON)}	$V_{GS} = 10V, I_D = 13A$	-	0.11	0.14	Ω		
			-	0.14	0.17	V		
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 13A$	11	17	-	S(Ω)		
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2700	-	pF		
Output Capacitance	C _{OSS}	See Figure 10	-	580	-	pF		
Reverse Transfer Capacitance	C _{RSS}		-	130	-	pF		
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 23A, R_G = 6.2\Omega$, See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	19	29	ns		
Rise Time	t _r		-	84	130	ns		
Turn-Off Delay Time	t _{d(OFF)}		-	75	110	ns		
Fall Time	t _f		-	65	98	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10V, I_D = 23A, V_{DS} = 0.8 \text{ Max}$ Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	87	130	nC	
Gate-Source Charge	Q _{gs}		-	14	-	nC		
Gate-Drain ("Miller") Charge	Q _{gd}		-	73	-	nC		
Internal Drain Inductance	L _D	Measured from the drain lead, 6mm (0.25") from package to center of die.			-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from package to source bonding pad.			-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	0.70	$^\circ\text{C/W}$		
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$		
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	$^\circ\text{C/W}$		

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	23	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	92	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 23A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 22A, di_F/dt = 100A/\mu s$	150	310	650	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 22A, di_F/dt = 100A/\mu s$	1.9	4	8.4	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 3.1\text{mH}$,
 $R_{GS} = 25\Omega$, $I_{PEAK} = 23A$.
(See Figures 14 & 15)

4

N-CHANNEL
POWER MOSFETs

IRFP254, IRFP255, IRFP256, IRFP257




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFP254, IRFP255, IRFP256, IRFP257




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped energy test circuit.




Fig. 15 - Unclamped energy waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.



HARRIS

IRFP340R, IRFP341R IRFP342R, IRFP343R

N-Channel Power MOSFETs
Avalanche Energy Rated

August 1991

Features


- 11A and 8.7A, 350V and 400V
- $r_{DS(on)} = 0.55\Omega$ and 0.80Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP340R, IRFP341R, IRFP342R, and IRFP343R are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



4
N-CHANNEL
POWER MOSFETS

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP340R	IRFP341R	IRFP342R	IRFP343R	UNITS	
Drain-Source Voltage (1)	V_{DS}	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	400	350	400	350	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	11	11	8.7	8.7	A
$T_C = +100^\circ\text{C}$	I_D	6.8	6.8	5.5	5.5	A
Pulsed Drain Current (3)	I_{DM}	44	44	35	35	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	150	150	150	150	W
Linear Derating Factor		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{as}	480	480	480	480	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	300	300	300	300	$^\circ\text{C}$


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 7.0\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 11\text{A}$. See Figures 14 and 15.

Specifications IRFP340R, IRFP341R, IRFP342R, IRFP343R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP340R, IRFP342R IRFP341R, IRFP343R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP340R, IRFP341R IRFP342R, IRFP343R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	11	-	-	A
			8.7	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP340R, IRFP341R IRFP342R, IRFP343R	r _{DS(ON)}	V _{GS} = 10V, I _D = 5.5A	-	0.47	0.55	Ω
			-	0.68	0.80	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 5.5A	6.1	9.1	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1250	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	80	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} ≈ 200V, I _D = 11A, R _G = 9.1Ω	-	14	21	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	27	41	ns
Turn-Off Delay Time	t _{d(OFF)}		-	50	75	ns
Fall Time	t _f		-	24	36	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 10A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	41	63	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	6.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	23	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	11	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	44	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 11A, V _{GS} = 0V	-	-	2.0	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 10A, dI _F /dt = 100A/μs	170	370	790	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 10A, dI _F /dt = 100A/μs	1.6	3.8	8.2	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 7.0mH, R_{GS} = 50Ω, I_{PEAK} = 11A. (See Figures 14 & 15)

IRFP340R, IRFP341R, IRFP342R, IRFP343R




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

IRFP340R, IRFP341R, IRFP342R, IRFP343R




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TOTAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT



IRFP350/351/352/353 IRFP350R/351R/352R/353R

N-Channel Power MOSFETs Avalanche Energy Rated*

August 1991

Features


- 14A and 16A, 350V - 400V
- $r_{DS(on)} = 0.3\Omega$ and 0.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP350, IRFP351, IRFP352, and IRFP353 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP350R, IRFP351R, IRFP352R and IRFP353R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFP350 IRFP350R	IRFP351 IRFP351R	IRFP352 IRFP352R	IRFP353 IRFP353R	UNITS
Drain-Source Voltage (1)	400	350	400	350	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	400	350	400	350	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	16	16	14	14	A
$T_C = +100^\circ\text{C}$	10	10	8.9	8.9	A
Pulsed Drain Current (3)	64	64	56	56	A
Gate-Source Voltage	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	180	180	180	180	W
Linear Derating Factor	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped	64	64	56	56	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	700	700	700	700	mJ
Operating and Storage Junction	-55 to $+150$	-55 to $+150$	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
*R Suffix Types Only
- $V_{DD} = 40\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 5.66\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 15\text{A}$. See Figure 15.

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP350/352, IRFP350R/352R IRFP351/353, IRFP351R/353R	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V
			350	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFP350/351, IRFP350R/351R IRFP352/353, IRFP352R/353R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}; V_{GS} = 10V$	16	-	-	A
			14	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP350/351, IRFP350R/351R IRFP352/353, IRFP352R/353R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 8.9A$	-	0.25	0.3	Ω
			-	0.3	0.4	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} = 2 \times V_{GS}, I_D = 8.0A$	8.0	10	-	S(\bar{f})
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	2000	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	400	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 16A, R_G = 6.2\Omega$	-	11	18	ns
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	53	77	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	70	110	ns
Fall Time	t_f		-	45	71	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 16A, V_{DS} = 0.8V \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	83	130	nC
Gate-Source Charge	Q_{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	33	-	nC
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.70	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	16	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	64	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 16A, V_{GS} = 0V$	-	-	1.6	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	270	-	1300	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = 15A, dI_F/dt = 100A/\mu s$	1.7	-	8.1	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 40V$, Start $T_J = +25^\circ\text{C}$, $L = 5.66\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 15A$ (See Figure 15)

4
N-CHANNEL
POWER MOSFETS

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 20A and 23A, 400V
- $r_{DS(on)} = 0.20\Omega$ and 0.25Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP360 and IRFP362 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

Package

 TO-247
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4
N-CHANNEL
POWER MOSFETs

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP360	IRFP362	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$ I_D	23	20	A
$T_C = +100^\circ\text{C}$ I_D	14	13	A
Pulsed Drain Current (1) I_{DM}	92	80	A
Gate-Source Voltage V_{GS}	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$ P_D	250	250	W
Linear Derating Factor	2.0	2.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2) E_{AS}	1200	1200	mJ
See Figure 14			
Operating and Storage Junction Temperature Range T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering T_L (0.063" (1.6mm) from case for 10s)	300	300	$^\circ\text{C}$

NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.0\text{mH}$, $R_{GS} = 25\Omega$, Peak $I_L = 23\text{A}$.
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

Specifications IRFP360, IRFP362

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	400	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 3) IRFP360 IRFP362	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}; V_{GS} = 10V$	23	-	-	A
			20	-	-	A
Static Drain-Source On-State Resistance (Note 3) IRFP360 IRFP362	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 13A$	-	0.18	0.20	Ω
			-	0.20	0.25	Ω
Forward Transconductance (Note 3)	g_{fs}	$V_{DS} \geq 50V, I_{DS} > 13A$	14	21	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	4000	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	97	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 25A, R_G = 4.3\Omega$	-	22	33	ns
Rise Time	t_r	$R_D = 7.5\Omega$. (MOSFET switching times are essentially independent of operating temperature)	-	94	140	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	80	120	ns
Fall Time	t_f		-	66	99	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 25A, V_{DS} = 0.8V \times \text{Max Rating}$. See Figure 16 for test circuit.	-	68	100	nC
Gate-Source Charge	Q_{gs}	(Gate charge is essentially independent of operating temperature.)	-	17	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	24	-	nC
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.50	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	23	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	92	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 23A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	200	460	1000	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	3.1	7.1	16	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES:

1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.0\text{mH}$, $R_G = 25\Omega$, $I_{PEAK} = 23A$ (See Figure 14)
3. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

IRFP360, IRFP362




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.










Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

4
N-CHANNEL
POWER MOSFETS

IRFP360, IRFP362



IRFP360, IRFP362




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 15a - Switching time test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 7.7A and 8.8A, 400V - 500V
- $r_{DS(on)} = 0.85\Omega$ and 1.1Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP440R, IRFP441R, IRFP442R, and IRFP443R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFP440R	IRFP441R	IRFP442R	IRFP443R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 8.8	8.8	7.7	7.7	A
$T_C = +100^\circ\text{C}$	I_D 5.6	5.6	4.9	4.9	A
Pulsed Drain Current (3)	I_{DM} 35	35	31	31	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 150	150	150	150	W
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 480	480	480	480	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 11\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 8.8\text{A}$. See Figures 14 & 15.

Specifications IRFP440R, IRFP441R, IRFP442R, IRFP443R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFP440R, IRFP442R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V	
IRFP441R, IRFP443R			450	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA	
On-State Drain Current (Note 2) IRFP440R, IRFP441R	I _{D(ON)}	V _{DS} > I _{D(ON)} × r _{DS(ON)} Max, V _{GS} = 10V	8.8	-	-	A	
			IRFP442R, IRFP443R	7.7	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP440R, IRFP441R	r _{DS(ON)}	V _{GS} = 10V, I _D = 4.9A	-	0.8	0.85	Ω	
			IRFP442R, IRFP443R	-	1.0	1.1	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 4.9A	5.3	8.2	-	S(Ω)	
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	1225	-	pF	
Output Capacitance	C _{oss}	See Figure 10	-	200	-	pF	
Reverse Transfer Capacitance	C _{rSS}		-	85	-	pF	
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D = 8A, R _G = 9.1Ω	-	17	21	ns	
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	23	35	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	42	74	ns	
Fall Time	t _f		-	18	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 8A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	42	63	nC	
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	7	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	22	-	nC	
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.		-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.		-	12.5	-	nH
Junction-to-Case	R _{θJC}		-	-	0.83	°C/W	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W	
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	30	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	8.8	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	35	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 8.8A, V _{GS} = 0V	-	-	1.8	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = 8.0A, di _F /dt = 100A/μs	210	460	970	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25°C, I _F = 8.0A, di _F /dt = 100A/μs	2	4.2	8.9	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 11mH, R_{GS} = 50Ω, I_{pPEAK} = 8.8A (See Figures 14 & 15)

4

N-CHANNEL POWER MOSFETS

IRFP440R, IRFP441R, IRFP442R, IRFP143R




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETs

IRFP440R, IRFP441R, IRFP442R, IRFP443R




FIGURE 12. TYPICAL ON-RESISTANCE VS DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 12A and 14A, 450V - 500V
- $r_{DS(on)} = 0.4\Omega$ and 0.5Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP450, IRFP451, IRFP452, and IRFP453 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP450R, IRFP451R, IRFP452R and IRFP453R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


4

 N-CHANNEL
POWER MOSFETs

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP450 IRFP450R	IRFP451 IRFP451R	IRFP452 IRFP452R	IRFP453 IRFP453R	UNITS
Drain-Source Voltage (1)	V_{DS} 500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 500	450	500	450	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	14	12	12	A
$T_C = +100^\circ\text{C}$	I_D 8.8	8.8	7.9	7.9	A
Pulsed Drain Current (3)	I_{DM} 56	56	48	48	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 180	180	180	180	W
Linear Derating Factor	1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM} 52	52	48	48	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (4)	E_{AS}^* 860	860	860	860	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).


*R Suffix Types Only

- $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 7.9\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figure 15.

IRFP450, IRFP451, IRFP452, IRFP453 IRFP450R, IRFP451R, IRFP452R, IRFP453R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP450/452, IRFP450R/452R IRFP451/453, IRFP451R/453R	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	500	-	-	V
			450	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	1000	μA
On-State Drain Current (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	14	-	-	A
			12	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	r _{DS(ON)}	V _{GS} = 10V, I _D = 7.9A	-	0.3	0.4	Ω
			-	0.4	0.5	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≥ 50V, I _D = 7.9A	9.3	13.8	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	2000	-	pF
Output Capacitance	C _{oss}	See Figure 10	-	400	-	pF
Reverse Transfer Capacitance	C _{rss}		-	100	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D = 14A, R _G = 6.1Ω	-	16	27	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	45	66	ns
Turn-Off Delay Time	t _{d(OFF)}		-	68	100	ns
Fall Time	t _f		-	41	60	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 14A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	130	nC
Gate-Source Charge	Q _{gs}		-	12	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	42	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	12.5	-	nH



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = 14A, V _{GS} = 0V	-	-	1.4	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 13A, dI _F /dt = 100A/μs	-	1300	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = 13A, dI _F /dt = 100A/μs	-	7.4	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
 2. Pulse Test: Pulse width < 300μs, Duty Cycle ≤ 2%
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. V_{DD} = 50V, Start T_J = +25°C, L = 7.9nH, R_{GS} = 25Ω, I_{pPEAK} = 14A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

August 1991

Features


- 20A and 17A, 500V
- $r_{DS(on)} = 0.27\Omega$ and 0.35Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP460 and IRFP462 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP-types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP460	IRFP462	UNITS
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	20	17	A
$T_C = +100^\circ\text{C}$	12	11	A
Pulsed Drain Current (1)	80	68	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	250	250	W
Linear Derating Factor	2.0	2.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2)	960	960	mJ
See Figure 14			
Operating and Storage Junction	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			
Maximum Lead Temperature for Soldering	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)			

NOTES:

1. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
2. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.3\text{mH}$, $R_{GS} = 25\Omega$, Peak $I_L = 20\text{A}$. See Fig. 14.
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

IRFP460, IRFP462

ELECTRICAL CHARACTERISTICS At Case Temperature (T_J) = 25°C Unless Otherwise Specified

Parameter		Type	Min.	Typ.	Max.	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	ALL	500	—	—	V	$V_{GS} = 0V, I_D = 250 \mu A$
R _{DS(on)}	Static Drain-to-Source On-State Resistance ③	IRFP460	—	0.24	0.27	Ω	$V_{GS} = 10V, I_D = 11A$
		IRFP462	—	0.27	0.35		
I _{D(on)}	On-State Drain Current ③	IRFP460	20	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10V$
		IRFP462	17	—	—		
V _{GS(th)}	Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
g _{fs}	Forward Transconductance ③	ALL	13	19	—	S (Ω)	$V_{DS} = \geq 50V, I_{DS} = 11A$
I _{DSS}	Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$
			—	—	1000		$V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0V, T_J = 125^\circ C$
I _{GSS}	Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20V$
Q _g	Total Gate Charge	ALL	—	120	190	nC	$V_{GS} = 10V, I_D = 21A$
Q _{gs}	Gate-to-Source Charge	ALL	—	18	—	nC	$V_{DS} = 0.8 \times \text{Max. Rating}$ See Fig. 16
Q _{gd}	Gate-to-Drain ("Miller") Charge	ALL	—	62	—	nC	(Independent of operating temperature)
t _{d(on)}	Turn-On Delay Time	ALL	—	23	35	ns	$V_{DD} = 250V, I_D = 21A, R_G = 4.3\Omega$ $R_D = 12\Omega$
t _r	Rise Time	ALL	—	81	120	ns	
t _{d(off)}	Turn-Off Delay Time	ALL	—	85	130	ns	See Fig. 15
t _f	Fall Time	ALL	—	65	98	ns	(Independent of operating temperature)
L _D	Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die
L _S	Internal Source Inductance	ALL	—	13	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad
C _{iss}	Input Capacitance	ALL	—	4100	—	pF	$V_{GS} = 0V, V_{DS} = 25V$
C _{oss}	Output Capacitance	ALL	—	480	—	pF	$f = 1.0 \text{ MHz}$
C _{rss}	Reverse Transfer Capacitance	ALL	—	84	—	pF	See Fig. 10
R _{thJC}	Junction-to-Case	ALL	—	—	0.50	°C/W	
R _{thCS}	Case-to-Sink	ALL	—	0.10	—	°C/W	Mounting surface flat, smooth, and greased
R _{thJA}	Junction-to-Ambient	ALL	—	—	30	°C/W	Free air operation
	Mounting Torque	ALL	—	—	10	in. • lbs.	Standard 6-32 screw

① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 5)
Refer to current HEXFET reliability report

③ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

② @ $V_{DD} = 50V$, Starting $T_J = 25^\circ C$,
 $L = 4.3 \text{ mH}$, $R_G = 25\Omega$,
Peak $I_L = 20A$. See Fig. 14.



4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Parameter		Type	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	ALL	—	—	20	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier
I _{SM}	Pulsed Source Current (Body Diode) ①	ALL	—	—	80	A	
V _{SD}	Diode Forward Voltage ③	ALL	—	—	1.8	V	$T_J = 25^\circ C, I_S = 21A, V_{GS} = 0V$
t _{rr}	Reverse Recovery Time	ALL	280	580	1200	ns	$T_J = 25^\circ C, I_F = 21A, di/dt = 100 A/\mu s$
Q _{RR}	Reverse Recovery Charge	ALL	3.8	8.1	18	μC	
t _{on}	Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$				



IRFP460, IRFP462




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFP460, IRFP462




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFP460, IRFP462




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14a - Unclamped inductive test circuit.




Fig. 14b - Unclamped inductive waveforms.




Fig. 15a - Switching time test circuit.




Fig. 15b - Switching time waveforms.




Fig. 16a - Basic gate charge waveform.




Fig. 16b - Gate charge test circuit.

August 1991

Features


- 6.8A, 5.9V and 600V
- $r_{DS(ON)} = 1.2\Omega$ and 1.6Ω
- Isolated Central Mounting Hole
- Repetitive Avalanche Ratings
- Simple Drive Requirements
- Ease of Paralleling

Description

The IRFPC40R and IRFPC42R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFPC types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRFPC40R	IRFPC42R	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$	I_D 6.8	5.9	A
$T_C = 100^\circ\text{C}$	I_D 4.3	3.7	A
Pulsed Drain Current (2).....	I_{DM} 27	24	A
Gate-Source Voltage.....	V_{GS} ± 20	± 20	V
Maximum Power Dissipation.....	P_D 150	150	W
Linear Derating Factor.....	1.2	1.2	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (3).....	E_{as} 410	410	mJ
(See Figure 14)			
Operating and Storage Junction Temperature Range.....	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

NOTES:


1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 16\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.8\text{A}$

Specifications IRFPC40R, IRFPC40R

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	600	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 1) IRFPC40R IRFPC42R	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	6.8	-	-	A	
			5.9	-	-	A	
Static Drain-Source On-State Resistance (Note 1) IRFPC40R IRFPC42R	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 3.7A$	-	0.97	1.2	Ω	
			-	1.2	1.6	Ω	
Forward Transconductance (Note 1)	g_{fs}	$I_{DS} = 3.7A, V_{DS} \geq 100V$	4.9	7.3	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	1300	-	pF	
Output Capacitance	C_{OSS}		-	160	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	45	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 200V, I_D = 6.2A, R_G = 9.1\Omega$ $R_D = 47\Omega$. (Independent of operating temperature) See Figure 15.	-	13	20	ns	
Rise Time	t_r		-	18	27	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	55	83	ns	
Fall Time	t_f		-	20	30	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 6.2A, V_{DS} = 0.6V \times \text{Max Rating}$. See Figure 16 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	40	60	nC	
Gate-Source Charge	Q_{gs}		-	5.5	8.3	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	20	30	nC	
Internal Drain Inductance	L_D	Measured from the drain lead, 6mm (0.25") from package to center of die.	 <p>Modified MOSFET symbol showing the internal inductances.</p>	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from package to source bonding pad.		-	12.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	30	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	 <p>Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.</p>	-	-	6.8	A
Pulse Source Current (Body Diode) (Note 1)	I_{SM}		-	-	27	A
Diode Forward Voltage (Note 3)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 6.2A, V_{GS} = 0V$	-	-	1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 6.2A, dI_F/dt = 100A/\mu s$	200	450	940	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 6.2A, dI_F/dt = 100A/\mu s$	1.8	3.8	7.9	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES:

1. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 16\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 6.8A$

2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

IRFPC40R, IRFPC42R




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFPC40R, IRFPC42R




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRFPC40R, IRFPC42R




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 14b - Unclamped Inductive Waveforms




Fig. 14c - Maximum Avalanche Energy Vs. Starting Junction Temperature




Fig. 15a - Switching Time Test Circuit




Fig. 15b - Switching Time Waveforms




Fig. 16a - Basic Gate Charge Waveform




Fig. 16b - Gate Charge Test Circuit

High Voltage N-Channel Enhancement Mode Power Field Effect Transistor

August 1991

Features


- IRFPG40: 4.3A, 1000V, $r_{DS(ON)} = 3.5\Omega$
- IRFPG42: 3.9A, 1000V, $r_{DS(ON)} = 4.2\Omega$
- UIS SOA Rating Curve (Single Pulse)
- -55°C to 150°C Operating and Storage Temperature

Description

The IRFPG40 and IRFPG42 are n-channel enhancement mode silicon-gate power field effect transistors. They are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFPG40 and IRFPG42 are supplied in the JEDEC TO-247 plastic package.

Package

 TO-247
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^{\circ}\text{C}$) Unless Otherwise Specified

	IRFPG40	IRFPG42	UNITS	
Drain-Source	V_{DSS}	1000	1000	V
Drain-Gate	V_{DGR}	1000	1000	V
Continuous Drain Current	I_D	4.3	3.9	A
Pulsed Drain Current	I_{DM}	17	16	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = 25^{\circ}\text{C}$	P_D	150	150	W
Derate Above $T_C = 25^{\circ}\text{C}$		0.83	0.83	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Energy Rating (See Figure 13)	E_{AS}	490	490	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^{\circ}\text{C}$

Specifications IRFPG40, IRFPG42

Electrical Characteristics ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 0.25\text{mA}, V_{GS} = 0\text{V}$	1000	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{mA}$	2.0	4.0	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{V}$	-		μA
		$V_{DS} = 1000\text{V}, T_C = 25^\circ\text{C}$	-	250	μA
		$V_{DS} = 800\text{V}, T_C = 150^\circ\text{C}$	-	1000	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	± 500	nA
On Resistance IRFPG40 IRFPG42	$r_{DS(ON)}$	$I_D = 2.5\text{A}, V_{GS} = 10\text{V}$	-	3.5	Ω
			-	4.2	Ω
Forward Transconductance	g_{fs}	$I_D = 2.5\text{A}, V_{DS} = 100\text{V}$	3.5	-	S
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 500\text{V}, I = 3.9\text{A}$ $R_G = 9.1\Omega$ $R_D = 120\Omega$ See Figure 14	-	30	ns
Rise Time	t_r		-	50	ns
Turn-Off Delay Time	$t_d(OFF)$		-	170	ns
Fall Time	t_f		-	50	ns
Total Gate Charge	Q_g		$I_D = 3.9\text{A}, V_{DS} = 800\text{V}, V_{GS} = 10\text{V}$	-	120
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	0.83	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	40	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	V_{SD}	$I_{SD} = 4.3\text{A}$	-	1.8	V
Reverse Recovery Time	t_{rr}	$I_F = 3.9\text{A}, dI_F/dT = 100\text{A}/\mu\text{s}$	-	1000	ns

IRFPG40, IRFPG42




Figure 1 - Typical output characteristics.




Figure 2 - Typical transfer characteristics.




Figure 3 - Typical saturation characteristics.




Figure 4 - Maximum safe operating area.




Figure 5 - Power vs. temperature derating curve.




Figure 6 - Typical forward transconductance.

4
N-CHANNEL
POWER MOSFETS

IRFPG40, IRFPG42




Figure 7 - Typical source-to-drain diode forward voltage.




Figure 8 - Breakdown voltage vs. temperature.




Figure 9 - Normalized drain-to-source on resistance.




Figure 10 - Typical capacitance vs. voltage.




Figure 11 - Typical gate charge.




Figure 12 - Typical drain-source on resistance.

IRFPG40, IRFPG42




Figure 13 - Unclamped inductive switching SOA.




Figure 14 - Switching time test circuit.

August 1991

Features

- 8.4A, 80V and 100V
- $r_{DS(on)} = 0.27\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



Description

The IRFR120, IRFR121, IRFU120, IRFU121 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR120 is IRF120, IRFR121 is IFR121, IRFU120 is IFU120 and IRFU121 is IFU121.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Continuous Drain Current, I_D $T_C = 25^\circ\text{C}$	8.4A
$T_C = 100^\circ\text{C}$	5.9A
Pulsed Drain Current (1), I_{DM}	34A
Single-Pulse Avalanche Energy Rating (2), E_{AS}	36mJ
(See Figure 14)	
Maximum Power Dissipation, P_D	50W
Linear Derating Factor	0.4W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to $+175^\circ\text{C}$
Maximum Lead Temperature for Soldering, T_L	300°C
(0.063" (1.6mm) from case for 10s)	

NOTES:


1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 770\mu\text{H}$, $R_G = 25\Omega$, Peak $I_L = 8.4\text{A}$ (See Figures 14 and 15)
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
4. Mounting pad must cover heatsink surface area. See Packages.

IRFR120, IRFR121, IRFU120, IRFU121

ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV_{DSS} Drain-to-Source Breakdown Voltage	IRFR120 IRFU120 IRFR121 IRFU121	100 80	—	—	V	$V_{GS} = 0\text{ V}$, $I_D = 250\ \mu\text{A}$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance ⁽³⁾	ALL	—	0.25	0.27	Ω	$V_{GS} = 10\text{ V}$, $I_D = 5.9\text{ A}$
$I_{D(on)}$ On-State Drain Current ⁽³⁾	ALL	8.4	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10\text{ V}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\ \mu\text{A}$
g_{fs} Forward Transconductance ⁽³⁾	ALL	2.8	4.2	—	S(T)	$V_{DS} \geq 50\text{ V}$, $I_{DS} = 5.9\text{ A}$
I_{DSS} Zero-Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0\text{ V}$ $V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0\text{ V}$, $T_J = 150^\circ\text{C}$
I_{GSS} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$
I_{GSS} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$
Q_g Total Gate Charge	ALL	—	9.7	15	nC	$V_{GS} = 10\text{ V}$, $I_D = 8.4\text{ A}$
Q_{gs} Gate-to-Source Charge	ALL	—	2.2	3.3	nC	$V_{DS} = 0.8 \times \text{Max. Rating}$
Q_{gd} Gate-to-Drain ("Miller") Charge	ALL	—	2.3	3.4	nC	See Fig. 16. (Independent of operating temperature)
$t_d(on)$ Turn-On Delay Time	ALL	—	8.8	13	ns	$V_{DD} = 50\text{ V}$, $I_D \approx 8.4\text{ A}$, $R_{\theta} = 18\ \Omega$ $R_D = 5.1\ \Omega$ See Fig. 15 (Independent of operating temperature)
t_r Rise Time	ALL	—	30	45	ns	
$t_d(off)$ Turn-Off Delay Time	ALL	—	19	29	ns	
t_f Fall Time	ALL	—	20	30	ns	
L_D Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	ALL	—	350	—	pF	$V_{GS} = 0\text{ V}$, $V_{DS} = 25\text{ V}$ $f = 1.0\text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	—	130	—	pF	
C_{rss} Reverse Transfer Capacitance	ALL	—	24	—	pF	

Modified MOSFET symbol showing the internal inductances.



SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I_S Continuous Source Current (Body Diode)	ALL	—	—	8.4	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM} Pulsed Source Current (Body Diode) ⁽¹⁾	ALL	—	—	34	A	
V_{SD} Diode Forward Voltage ⁽³⁾	ALL	—	—	2.5	V	$T_J = 25^\circ\text{C}$, $I_S = 8.4\text{ A}$, $V_{GS} = 0\text{ V}$
t_{rr} Reverse Recovery Time	ALL	55	110	240	ns	$T_J = 25^\circ\text{C}$, $I_R = 8.4\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovery Charge	ALL	0.25	0.53	1.1	μC	
t_{on} Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

THERMAL RESISTANCE

$R_{\theta JC}$ Junction-to-Case	ALL	—	—	3.0	$^\circ\text{C}/\text{W}$	
$R_{\theta CS}$ Case-to-Sink	ALL	—	1.7	—		Typical solder mount ⁽⁴⁾
$R_{\theta JA}$ Junction-to-Ambient	ALL	—	—	110		Typical socket mount

⁽¹⁾ Repetitive Rating; Pulse width limited by maximum junction temperature (see Fig. 5).

⁽³⁾ Pulse Width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$.

⁽⁴⁾ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

⁽²⁾ At $V_{DD} = 25\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 770\ \mu\text{H}$, $R_{\theta} = 25\ \Omega$, Peak $I_L = 8.4\text{ A}$.

4
N-CHANNEL
POWER MOSFETs

IRFR120, IRFR121, IRFU120, IRFU121

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFR120, IRFR121, IRFU120, IRFU121




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

August 1991

Features

- 3.8A and 4.6A, 150V and 200V
- $r_{DS(on)} = 0.80\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



Description

The IRFR220, IRFR221, IRFR222, IRFU220, IRFU221 and IRFU222 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR220 is IRF220, IRFR221 is IFR221, IRFR222 is IRF222, IRFU220 is IFU220 and IRFU221 is IFU221, IRFU222 is IFU222.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFR220/221 IRFU220/221	IRFR222 IRFU222	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$	I_D 4.6	3.8	A
$T_C = 100^\circ\text{C}$	I_D 2.9	2.4	A
Pulsed Drain Current.....	I_{DM} 18	15	A
Gate-Source Voltage.....	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$	P_D 50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2).....	E_{AS} 85	85	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L 300	300	$^\circ\text{C}$

NOTES:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. $V_{DD} = 10\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 6.18\text{mH}$, $R_G = 50\Omega$, Peak $I_L = 4.6\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

IRFR220, IRFR221, IRFR222, IRFU220, IRFU221, IRFU222

ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV_{DSS} Drain-to-Source Breakdown Voltage	IRFR221	150	—	—	V	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$
	IRFU221					
	IRFR220	200	—	—		
	IRFR222					
	IRFU220					
	IRFU222					
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance ⁽¹⁾	IRFR220	—	0.47	0.80	Ω	$V_{GS} = 10\text{ V}, I_D = 2.4\text{ A}$
	IRFR221					
	IRFU220					
	IRFU221					
	IRFR222					
	IRFU222	—	0.80	1.2		
$I_D(on)$ On-State Drain Current ⁽¹⁾	IRFR220	4.6	—	—	A	$V_{GS} > I_D(on) \times R_{DS(on)}$ Max. $V_{GS} = 10\text{ V}$
	IRFR221					
	IRFU220					
	IRFU221					
	IRFR222					
	IRFU222	3.8				
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$
g_{fs} Forward Transconductance ⁽¹⁾	ALL	1.7	2.6	—	S (1)	$V_{DS} \geq 50\text{ V}, I_{DS} = 2.4\text{ A}$
I_{DSS} Zero-Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{GS} = \text{Max. Rating}, V_{DS} = 0\text{ V}$
		—	—	1000		$V_{GS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$
I_{DSS} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$
I_{DSS} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$
Q_g Total Gate Charge	ALL	—	12	18	nC	$V_{DS} = 10\text{ V}, I_D = 4.6\text{ A}$
Q_{gs} Gate-to-Source Charge	ALL	—	2.3	3.4		$V_{GS} = 0.8 \times \text{Max. Rating}$
Q_{gd} Gate-to-Drain ("Miller") Charge	—	4.5	6.8			See Fig. 16. (Independent of operating temperature)
$t_{d(on)}$ Turn-On Delay Time	ALL	—	8.8	13	ns	$V_{DD} = 100\text{ V}, I_D \approx 4.6\text{ A}, R_{\theta} = 18\ \Omega$
t_r Rise Time	ALL	—	27	41		$R_D = 18\ \Omega$
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	21	32		See Fig. 15
t_f Fall Time	ALL	—	14	21		(Independent of operating temperature)
L_D Internal Drain Inductance	ALL	—	4.5	—		nH
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	ALL	—	330	—	pF	$V_{DS} = 0\text{ V}, V_{GS} = 25\text{ V}$
C_{oss} Output Capacitance	ALL	—	120	—		$f = 1.0\text{ MHz}$
C_{rss} Reverse Transfer Capacitance	ALL	—	41	—		See Fig. 10

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I_S Continuous Source Current (Body Diode)	ALL	—	—	4.6	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM} Pulsed Source Current (Body Diode)	ALL	—	—	18	A	
V_{SD} Diode Forward Voltage ⁽¹⁾	ALL	—	—	1.8	V	$T_J = 25^\circ\text{C}, I_S = 4.6\text{ A}, V_{GS} = 0\text{ V}$
t_{rr} Reverse Recovery Time	ALL	69	170	400	ns	$T_J = 25^\circ\text{C}, I_r = 4.6\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovery Charge	ALL	0.30	0.72	1.8	μC	
t_{on} Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

THERMAL RESISTANCE

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
$R_{\theta JC}$ Junction-to-Case	ALL	—	—	2.5	$^\circ\text{C}/\text{W}$	
$R_{\theta CS}$ Case-to-Sink	ALL	—	1.7	—		Typical solder mount ⁽³⁾
$R_{\theta JA}$ Junction-to-Ambient	ALL	—	—	110		Typical socket mount

⁽¹⁾ Pulse Width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$.

⁽²⁾ $V_{GS} = 10\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 6.18\text{ mH}$, $R_{\theta} = 50\ \Omega$, Peak $I_L = 4.6\text{ A}$.

⁽³⁾ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFR220, IRFR221, IRFR222, IRFU220, IRFU221, IRFU222




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFR220, IRFR221, IRFU220, IRFU221




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

August 1991

Features

- 2.6A and 3.1A, 350V and 400V
- $r_{DS(on)} = 1.80\Omega$ and 2.5Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



Description

The IRFR320, IRFR321, IRFR322, IRFU320, IRFU321 and IRFU322 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR320 is IRF320, IRFR321 is IFR321, IRFR322 is IRF322, IRFU320 is IFU320 and IRFU321 is IFU321, IRFU322 is IFU322.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	IRFU320/321 IRFR320/321	IRFU322 IRFR322	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$ I_D	3.1	2.6	A
$T_C = 100^\circ\text{C}$ I_D	2.0	1.7	A
Pulsed Drain Current..... I_{DM}	12	10	A
Gate-Source Voltage..... V_{GS}	± 20	± 20	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$ P_D	50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2)..... E_{AS}	190	190	mJ
Operating and Storage Junction Temperature Range..... T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)..... T_L	300	300	$^\circ\text{C}$

NOTES:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 3.1\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 3.1\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

Specifications IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322

ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV_{DSS} Drain-to-Source Breakdown Voltage	IRFR321 IRFU321 IRFR320 IRFR320 IRFU322	350	—	—	V	$V_{\text{GS}} = 0\text{ V}$, $I_D = 250\ \mu\text{A}$
$R_{\text{DS(on)}}$ Static Drain-to-Source On-State Resistance ①	IRFR320 IRFR321 IRFU320 IRFU321 IRFR322 IRFU322	—	1.6	1.8	Ω	$V_{\text{GS}} = 10\text{ V}$, $I_D = 1.7\text{ A}$
$I_{\text{D(on)}}$ On-State Drain Current ①	IRFR320 IRFU320 IRFR321 IRFU321 IRFR322 IRFU322	3.1	—	—	A	$V_{\text{DS}} > I_{\text{D(on)}} \times R_{\text{DS(on)}}$ Max. $V_{\text{GS}} = 10\text{ V}$
$V_{\text{GS(th)}}$ Gate Threshold Voltage ①	ALL	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\ \mu\text{A}$
g_{fs} Forward Transconductance	ALL	1.7	2.6	—	S (①)	$V_{\text{DS}} \geq 50\text{ V}$, $I_{\text{DS}} = 1.7\text{ A}$
I_{DSS} Zero-Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{\text{DS}} = \text{Max. Rating}$, $V_{\text{GS}} = 0\text{ V}$ $V_{\text{DS}} = 0.8 \times \text{Max. Rating}$ $V_{\text{GS}} = 0\text{ V}$, $T_J = 125^\circ\text{C}$
I_{DSS} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{\text{GS}} = 20\text{ V}$
I_{DSS} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{\text{GS}} = -20\text{ V}$
Q_g Total Gate Charge	ALL	—	13	20	nC	$V_{\text{GS}} = 10\text{ V}$, $I_D = 3.1\text{ A}$
Q_{gs} Gate-to-Source Charge	ALL	—	2.2	3.3	nC	$V_{\text{DS}} = 0.8 \times \text{Max. Rating}$
Q_{gd} Gate-to-Drain ("Miller") Charge	ALL	—	7.2	11	nC	See Fig. 16. (Independent of operating temperature)
$t_{\text{d(on)}}$ Turn-On Delay Time	ALL	—	10	15	ns	$V_{\text{DD}} = 200\text{ V}$, $I_D \approx 3.1\text{ A}$, $R_{\theta} = 18\ \Omega$
t_r Rise Time	ALL	—	14	21	ns	$R_{\theta} = 56\ \Omega$
$t_{\text{d(off)}}$ Turn-Off Delay Time	ALL	—	30	45	ns	See Fig. 15
t_f Fall Time	ALL	—	13	20	ns	(Independent of operating temperature)
L_D Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss} Input Capacitance	ALL	—	350	—	pF	$V_{\text{GS}} = 0\text{ V}$, $V_{\text{DS}} = 25\text{ V}$
C_{oss} Output Capacitance	ALL	—	64	—	pF	$f = 1.0\text{ MHz}$
C_{rss} Reverse Transfer Capacitance	ALL	—	8.1	—	pF	See Fig. 10

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I_S Continuous Source Current (Body Diode)	ALL	—	—	3.1	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM} Pulsed Source Current (Body Diode)	ALL	—	—	12	A	
V_{SD} Diode Forward Voltage ①	ALL	—	—	1.6	V	$T_J = 25^\circ\text{C}$, $I_S = 3.1\text{ A}$, $V_{\text{GS}} = 0\text{ V}$
t_{rr} Reverse Recovery Time	ALL	120	270	600	ns	$T_J = 25^\circ\text{C}$, $I_r = 3.1\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovery Charge	ALL	0.64	1.4	3.0	μC	
t_{on} Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

THERMAL RESISTANCE

$R_{\theta\text{JC}}$ Junction-to-Case	ALL	—	—	2.5	$^\circ\text{C}/\text{W}$	
$R_{\theta\text{CS}}$ Case-to-Sink	ALL	—	1.7	—	$^\circ\text{C}/\text{W}$	Typical solder mount ③
$R_{\theta\text{JA}}$ Junction-to-Ambient	ALL	—	—	110	$^\circ\text{C}/\text{W}$	Typical socket mount

① Pulse Width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$.

② $V_{\text{DD}} = 50\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 3.1\text{ mH}$, $R_{\theta} = 25\ \Omega$, Peak $I_L = 3.1\text{ A}$.

③ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFR320, IRFR321, IRFR322, IRFU320, IRFU321, IRFU322




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

August 1991

Features

- 2.2A and 2.5A, 450V and 500V
- $r_{DS(on)} = 3.0\Omega$ and 4.0Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description


The IRFR420, IRFR421, IRFR422, IRFU420, IRFU421 and IRFU422 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR420 is IRF420, IRFR421 is IFR421, IRFR422 is IRF422, IRFU420 is IFU420 and IRFU421 is IFU421, IRFU422 is IFU422.

Packages

IRFU420/421/422 TO-251AA
TOP VIEW




IRFR420/421/422 TC-252AA
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	IRFU420/421 IRFR420/421	IRFU422 IRFR422	UNITS
Continuous Drain Current			
$T_C = 25^\circ\text{C}$	I_D 2.5	2.2	A
$T_C = 100^\circ\text{C}$	I_D 1.6	1.4	A
Pulsed Drain Current.....	I_{DM} 8	7	A
Gate-Source Voltage.....	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = 25^\circ\text{C}$	P_D 50	50	W
Linear Derating Factor.....	0.4	0.4	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (2).....	E_{AS} 210	210	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L 300	300	$^\circ\text{C}$


NOTES:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 60\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 2.5\text{A}$
3. Mounting pad must cover heatsink surface area. See Packages.

Specifications IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422

ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV_{DSS}	Drain-to-Source Breakdown Voltage	IRFR421 IRFU421 IRFR420 IRFR422 IRFU420 IRFU422	450	—	—	V	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance ①	IRFR420 IRFR421 IRFU420 IRFU421 IRFR422 IRFU422	—	2.9	3.0	Ω	$V_{GS} = 10\text{ V}, I_D = 1.3\text{ A}$
$I_{D(on)}$	On-State Drain Current ①	IRFR420 IRFR421 IRFU420 IRFU421 IRFR422 IRFU422	2.5	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max. $V_{GS} = 10\text{ V}$
$V_{GS(th)}$	Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$
g_{fs}	Forward Transconductance ①	ALL	1.5	2.2	—	S (Ω)	$V_{DS} \geq 50\text{ V}, I_{DS} = 1.4\text{ A}$
I_{DSS}	Zero-Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{GS} = \text{Max. Rating}, V_{DS} = 0\text{ V}$ $V_{GS} = 0.8 \times \text{Max. Rating}$ $V_{DS} = 0\text{ V}, T_J = 125^\circ\text{C}$
I_{DSS}	Gate-to-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$
I_{DSS}	Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$
Q_g	Total Gate Charge	ALL	—	13	19	nC	$V_{GS} = 10\text{ V}, I_D = 2.5\text{ A}$
Q_{gs}	Gate-to-Source Charge	ALL	—	2.2	3.3	nC	$V_{DS} = 0.8 \times \text{Max. Rating}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	ALL	—	6.8	10	nC	See Fig. 16. (Independent of operating temperature)
$t_{d(on)}$	Turn-On Delay Time	ALL	—	10	15	ns	$V_{DD} = 250\text{ V}, I_D \approx 2.5\text{ A}, R_{\theta} = 18\ \Omega$
t_r	Rise Time	ALL	—	12	18	ns	$R_D = 100\ \Omega$
$t_{d(off)}$	Turn-Off Delay Time	ALL	—	28	42	ns	See Fig. 15
t_f	Fall Time	ALL	—	12	18	ns	(Independent of operating temperature)
L_D	Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S	Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss}	Input Capacitance	ALL	—	350	—	pF	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}$
C_{oss}	Output Capacitance	ALL	—	54	—	pF	$f = 1.0\text{ MHz}$
C_{rss}	Reverse Transfer Capacitance	ALL	—	9.6	—	pF	See Fig. 10



SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I_S	Continuous Source Current (Body Diode)	ALL	—	—	2.5	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I_{SM}	Pulsed Source Current (Body Diode)	ALL	—	—	8	A	
V_{SD}	Diode Forward Voltage ②	ALL	—	—	1.6	V	$T_J = 25^\circ\text{C}, I_S = 2.5\text{ A}, V_{GS} = 0\text{ V}$
t_{rr}	Reverse Recovery Time	ALL	130	270	540	ns	$T_J = 25^\circ\text{C}, I_S = 2.5\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	ALL	0.57	1.2	2.3	μC	
t_{on}	Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L_S + L_D .				

THERMAL RESISTANCE

$R_{\theta JC}$	Junction-to-Case	ALL	—	—	2.5	°C/W	Typical solder mount ③
$R_{\theta CS}$	Case-to-Sink	ALL	—	1.7	—		
$R_{\theta JA}$	Junction-to-Ambient	ALL	—	—	110		

① Pulse Width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$.

② $V_{DD} = 50\text{ V}$, Starting $T_J = 25^\circ\text{C}$,
 $L = 60\text{ mH}, R_D = 25\ \Omega$, Peak $I_L = 2.5\text{ A}$.

③ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

4
N-CHANNEL
POWER MOSFETS

IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFR420, IRFR421, IRFR422, IRFU420, IRFU421, IRFU422




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15a — switching time test circuit




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit

August 1991

Features


- 1A, 80V and 100V
- $R_{DS(on)} = 1.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N08 and RFL1N10 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL1N08	RFL1N10	UNITS
Drain-Source Voltage	80	100	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	80	100	V
Gate-Source Voltage	± 20	± 20	V
Drain Current, RMS Continuous	1	1	A
Pulsed	5	5	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	8.33	8.33	W
Derating Above $T_C = 25^\circ\text{C}$	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL1N08, RFL1N10

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$	-	1	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.2	-	1.2	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	3.3	-	3.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.2	-	1.2	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse-Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25	ns
Rise Time	t_r		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		30 (typ)	45	30 (typ)	45	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

4

N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFL1N08, RFL1N10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4
N-CHANNEL
POWER MOSFETS

August 1991

Features


- 1A, 120V and 150V
- $r_{DS(on)} = 1.9\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N12 and RFL1N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL1N12	RFL1N15	UNITS
Drain-Source Voltage	120	150	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	120	150	V
Continuous Drain Current	1A	1A	A
Pulsed Drain Current	5	5	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	8.33	8.33	W
Linear Derating Factor	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL1N12, RFL1N15

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12		RFL1N15		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	120	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{V}$	-	1	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.9	-	1.9	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	6.3	-	6.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.9	-	1.9	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse-Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25	ns
Rise Time	t_r		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		30 (typ)	45	30 (typ)	45	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12		RFL1N15		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFL1N12, RFL1N15




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6. Normalized switching waveforms for constant gate-current drive.




Fig. 7. Typical saturation characteristics for all types.




Fig. 8. Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9. Capacitance as a function of drain-to-source voltage for all types.




Fig. 10. Typical forward transconductance as a function of drain current for all types.




Fig. 11. Switching Time Test Circuit.

RFL1N18

RFL1N20

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features

- 1A, 180V and 200V
- $r_{DS(on)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFL1N18 and RFL1N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFL series types are supplied in the JEDEC TO-205AF metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL1N18	RFL1N20	UNITS
Drain-Source Voltage	180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	180	200	V
Continuous Drain Current	1	1	A
Pulsed Drain Current	5	5	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	8.33	8.33	W
Derate Above $T_C = +25^\circ\text{C}$	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL1N18, RFL2N20

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18		RFL2N20		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 145\text{V}$	-	1	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.65	-	3.65	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	8.3	-	8.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.65	-	3.65	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	60	-	60	pF
Reverse-Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	15 (typ)	25	15 (typ)	25	ns
Rise Time	t_r		20 (typ)	30	20 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18		RFL2N20		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFL1N18, RFL1N20




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFL2N05 RFL2N06

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 2A, 50V and 60V
- $R_{DS(on)} = 0.95\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL2N05 and RFL2N06 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL2N05	RFL2N06	UNITS
Drain-Source Voltage	50	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	50	60	V
Gate-Source Voltage	± 20	± 20	V
Drain Current, RMS Continuous	2	2	A
Pulsed	10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	8.33	8.33	W
Derating Above $T_C = 25^\circ\text{C}$	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL2N05, RFL2N06

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05		RFL2N06		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{V}$	-	1	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.95	-	0.95	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 15\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	0.95	-	0.95	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (S)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	85	-	85	pF
Reverse-Transfer Capacitance	C_{RSS}		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	6 (typ)	15	6 (typ)	15	ns
Rise Time	t_r		14 (typ)	30	14 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		16 (typ)	30	16 (typ)	30	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05		RFL2N06		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulsed: Pulse duration $\leq 300\mu\text{s}$ max., duty cycle $\leq 2\%$.

4
N-CHANNEL
POWER MOSFETS

RFL2N05, RFL2N06




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

August 1991

Features


- 2A, 80V and 100V
- $r_{DS(on)} = 1.05\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N08 and RFP2N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP-types are supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP2N08	RFP2N10	UNITS
Drain-Source Voltage	80	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	80	100	V
RMS Continuous Drain Current			
$T_C = +25^\circ\text{C}$	2	2	A
Pulsed Drain Current	5	5	A
Gate-to-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	25	25	W
$T_C > +25^\circ\text{C}$	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP2N08, RFP2N10

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08		RFP2N10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$	-	1	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.05	-	1.05	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	3.0	-	3.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.05	-	1.05	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25
Rise Time	t_r	30 (typ)		45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$	30 (typ)		45	30 (typ)	45	ns
Fall Time	t_f	17 (typ)		25	17 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08		RFP2N10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFP2N08, RFP2N10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs. temperature derating curve




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

Features


- 2A, 120V and 150V
- $r_{DS(on)} = 1.75\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N12 and RFP2N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP2N12	RFP2N15	UNITS
Drain-Source Voltage	120	150	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	120	150	V
Continuous Drain Current	2	2	A
Pulsed Drain Current	5	5	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	25	25	W
Derate Above $T_C = +25^\circ\text{C}$	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP2N12, RFP2N15

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12		RFP2N15		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{V}$	-	1	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.75	-	1.75	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	6.0	-	6.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	1.75	-	1.75	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S ($\bar{\Omega}$)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse-Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	17 (typ)	25	17 (typ)	25
Rise Time	t_r	30 (typ)		45	30 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$	30 (typ)		45	30 (typ)	45	ns
Fall Time	t_f	17 (typ)		25	17 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	5	-	5

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12		RFP2N15		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFP2N12, RFP2N15




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Normalized power dissipation vs temperature derating curve.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

Features


- 2A, 180V and 200V
- $r_{DS(on)} = 3.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N18 and RFP2N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP2N18	RFP2N20	UNITS
Drain-Source Voltage	V_{DSS} 180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 180	200	V
Continuous Drain Current	I_D 2	2	A
Pulsed Drain Current	I_{DM} 5	5	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 25	25	W
Derate Above $T_C = +25^\circ\text{C}$	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP2N18, RFP2N20

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18		RFP2N20		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 145\text{V}$	-	1	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.5	-	3.5	V
		$I_D = 2\text{A}, V_{GS} = 10\text{V}$	-	8.0	-	8.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$	-	3.5	-	3.5	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	400	-	400	-	S (f)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	60	-	60	pF
Reverse-Transfer Capacitance	C_{RSS}		-	25	-	25	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{V}$	15 (typ)	25	15 (typ)	25	ns
Rise Time	t_r		20 (typ)	30	20 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	t_f		15 (typ)	25	15 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18		RFP2N20		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFP2N18, RFP2N20




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFP2N18, RFP2N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4
N-CHANNEL
POWER MOSFETS

RFM3N45/3N50 RFP3N45/3N50

N-Channel Enhancement Mode
Power Field Effect Transistors

August 1991

Features

- 3A, 450V and 500V
- $r_{DS(on)} = 3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM3N45 and RFM3N50 and the RFP3N45 and RFP3N50 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM3N45	RFM3N50	RFP3N45	RFP3N50	UNITS
Drain-Source Voltage	V_{DS} 450	500	450	500	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR} 450	500	450	500	V
Continuous Drain Current					
RMS Continuous	I_D 3	3	3	3	A
Pulsed Drain Current	I_{DM} 5	5	5	5	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	P_D 0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM3N45, RFM3N50, RFP3N45, RFP3N50

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM3N45 RFP3N45		RFM3N50 RFP3N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	450	—	500	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 360 \text{ V}$	—	10	—	—	μA
		$V_{DS} = 400 \text{ V}$	—	—	—	10	
		$T_C = 125^\circ \text{ C}$ $V_{DS} = 360 \text{ V}$	—	50	—	—	
		$V_{DS} = 400 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 1.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	4.5	—	4.5	V
		$I_D = 3 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	10.5	—	10.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 1.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3	—	3	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 1.5 \text{ A}$	1	—	1	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$	—	750	—	750	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	150	—	150	
Reverse-Transfer Capacitance	C_{rss}	$f = 1 \text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 250 \text{ V}$ $I_D = 1.5 \text{ A}$ $R_{gen} = R_{gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	30(Typ)	45	30(Typ)	45	ns
Rise Time	t_r		40(Typ)	60	40(Typ)	60	
Turn-Off Delay Time	$t_d(off)$		90(Typ)	135	90(Typ)	135	
Fall Time	t_f		50(Typ)	75	50(Typ)	75	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM3N45, RFM3N50	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP3N45, RFP3N50	—	2.083	—	2.083	

^a Pulsed: Pulse duration=300 μs max., duty cycle=2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM3N45 RFP3N45		RFM3N50 RFP3N50		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 1.5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}$ $d_F/d_r = 100 \text{ A}/\mu\text{s}$	800(typ)		800(typ)		ns

*Pulse Test: Width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

4
N-CHANNEL
POWER MOSFETs

RFM3N45, RFM3N50, RFP3N45, RFP3N50




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

August 1991

Features

- 50A, 50V and 60V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFP4N05 and RFP4N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFP-series types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	RFP4N05	RFP4N06	UNITS
Drain-Source Voltage	V _{DSS} 50	60	V
Drain-Gate Voltage (R _{GS} = 1 MΩ)	V _{DGR} 50	60	V
Continuous Drain Current	I _D 4	4	A
Pulsed Drain Current	I _{DM} 10	10	A
Gate-Source Voltage	V _{GS} ±20	±20	V
Maximum Power Dissipation			
T _C = +25°C	P _D 25	25	W
Linear Derating Factor	0.2	0.2	W/°C
Operating and Storage Temperature	T _J , T _{STG} -55 to +150	-55 to +150	°C

Specifications RFP4N05, RFP4N06

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05		RFP4N06		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{ mA}, V_{GS} = 0$	50	-	60	-	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{ V}$	-	1	-	-	μA
		$V_{DS} = 50\text{ V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{ V}$	-	50	-	-	μA
		$V_{DS} = 50\text{ V}$	-	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{ A}, V_{GS} = 10\text{ V}$	-	0.8	-	0.8	V
		$I_D = 2\text{ A}, V_{GS} = 10\text{ V}$	-	2.0	-	2.0	V
		$I_D = 4\text{ A}, V_{GS} = 10\text{ V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{ A}, V_{GS} = 10\text{ V}$	-	0.8	-	0.8	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{ A}, V_{DS} = 10\text{ V}$	400	-	400	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	85	-	85	pF
Reverse-Transfer Capacitance	C_{RSS}		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{ A}, V_{DD} = 30\text{ V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = 10\text{ V}$	6 (typ)	15	6 (typ)	15
Rise Time	t_r	14 (typ)		30	14 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$	16 (typ)		30	16 (typ)	30	ns
Fall Time	t_f	14 (typ)		25	14 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05		RFP4N06		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{ A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{ A}$ $dI_F/dt = 50\text{ A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulsed: Pulse duration $\leq 300\mu\text{s}$ max., duty cycle $\leq 2\%$.

RFP4N05, RFP4N06




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on-resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit

August 1991

Features

- 4A, 120V and 150V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFL4N12 and RFL4N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFL-series types are supplied in the JEDEC TO-205AF metal package.


Package

TO-205AF



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL4N12	RFL4N15	UNITS	
Drain-Source Voltage	V_{DSS}	120	150	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	120	150	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$	I_D	4	4	A
Pulsed Drain Current	I_{DM}	15	15	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	8.33	8.33	W
Linear Derating Factor		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL4N12, RFL4N15

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFL4N12		RFL4N15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	120	—	150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	1	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	50	—	—	
		$V_{DS}=120\text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	0.8	—	0.8	V
		$I_D=4\text{ A}$ $V_{GS}=10\text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	0.40	—	0.40	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=2\text{ A}$	1.5	—	1.5	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	850	—	850	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	230	—	230	
Reverse-Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=75\text{ V}$ $I_D=2\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	40(typ)	60	40(typ)	60	ns
Rise Time	t_r		165(typ)	250	165(typ)	250	
Turn-Off Delay Time	$t_d(off)$		90(typ)	135	90(typ)	135	
Fall Time	t_f		90(typ)	135	90(typ)	135	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFL4N12, RFL4N15	—	15	—	15	$^\circ\text{C/W}$

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFL4N12		RFL4N15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=2\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{S}$	200(typ.)		200(typ.)		ns

^aPulsed: Pulse duration=300 μs max., duty cycle=2%.

RFL4N12, RFL4N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.



RFM4N35/4N40 RFP4N35/4N40

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features

- 4A, 350V and 400V
- $r_{DS(on)} = 2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM4N35 and RFM4N40 and the RFP4N35 and RFP4N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM4N35	RFM4N40	RFP4N35	RFP4N40	UNITS
Drain-Source Voltage	V_{DSS} 350	400	350	400	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR} 350	400	350	400	V
Continuous Drain Current					
RMS Continuous	I_D 4	4	4	4	A
Pulsed Drain Current	I_{DM} 8	8	8	8	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM4N35, RFM4N40, RFP4N35, RFP4N40

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c) 25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM4N35 RFP4N35		RFM4N40 RFP4N40		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DS}	$I_D=1\text{ mA}$ $V_{GS}=0$	350	—	400	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=280\text{ V}$ $V_{DS}=320\text{ V}$	—	10	—	10	μA
		$T_c=125^\circ\text{C}$ $V_{DS}=280\text{ V}$ $V_{DS}=320\text{ V}$	—	100	—	100	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	4	—	4	V
		$I_D=4\text{ A}$ $V_{GS}=10\text{ V}$	—	12	—	12	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=2\text{ A}$ $V_{GS}=10\text{ V}$	—	2	—	2	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=2\text{ A}$	1	—	1	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$ $V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	750	—	750	pF
Output Capacitance	C_{oss}		—	150	—	150	
Reverse Transfer Capacitance	C_{rss}		—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DS}=200\text{ V}$ $I_D=2\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	12(typ)	45	12(typ)	45	ns
Rise Time	t_r		42(typ)	60	42(typ)	60	
Turn-Off Delay Time	$t_d(off)$		130(typ)	200	130(typ)	200	
Fall Time	t_f		62(typ)	100	62(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM4N35, RFM4N40	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP4N35, RFP4N40	—	2.083	—	2.083	

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM4N35 RFP4N35		RFM4N40 RFP4N40		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=2\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $dI_F/dt_i=100\text{ A}/\mu\text{s}$	800(typ)		800(typ)		ns

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFM4N35, RFM4N40, RFP4N35, RFP4N40




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM4N35, RFM4N40, RFP4N35, RFP4N40




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit

High Voltage N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features

- 4.3A, 1000V
- $r_{DS(on)} = 3.5\Omega$
- UIS SOA Rating Curve (Single Pulse)
- -55°C to $+150^{\circ}\text{C}$ Operating Temperature


Description

The RFP4N100 is an n-channel enhancement mode silicon-gate power field effect transistor. It is designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.

The RFP4N100 is supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^{\circ}\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	1000V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	1000V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	4.3A
Pulsed, I_{DM}	17A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve	490mJ
Power Dissipation, P_D :	
$T_C = +25^{\circ}\text{C}$	150W
Derate Above $T_C = +25^{\circ}\text{C}$	0.83W/ $^{\circ}\text{C}$
Operating and Storage Junction	
Temperature Range, T_J, T_{STG}	-55 to $+150^{\circ}\text{C}$

Specifications RFP4N100

Electrical Characteristics ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25\text{mA}, V_{GS} = 0\text{V}$	1000	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 0.25\text{mA}$	2.0	4.0	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{V}$	-	-	μA
		$V_{DS} = 1000\text{V}, T_C = 25^\circ\text{C}$	-	250	μA
		$V_{DS} = 800\text{V}, T_C = 150^\circ\text{C}$	-	1000	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	± 500	nA
On Resistance	$r_{DS(ON)}$	$I_D = 2.5\text{A}, V_{GS} = 10\text{V}$	-	3.5	Ω
Forward Transconductance	g_{fs}	$I_D = 2.5\text{A}, V_{DS} = 100\text{V}$	3.5	-	S (1)
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 500\text{V}, I = 3.9\text{A}$	-	30	ns
Rise Time	t_r	$R_G = 9.1\Omega$	-	50	ns
Turn-Off Delay Time	$t_d(OFF)$	$R_D = 120\Omega$	-	170	ns
Fall Time	t_f	See Figure 14	-	50	ns
Total Gate Charge	Q_g	$I_D = 3.9\text{A}, V_{DS} = 800\text{V}, V_{GS} = 10\text{V}$	-	120	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	0.83	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	V_{SD}	$I_{SD} = 4.3\text{A}$	-	1.8	V
Reverse Recovery Time	t_{rr}	$I_F = 3.9\text{A}, dI_F/dT = 100\text{A}/\mu\text{s}$	-	1000	ns




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS

4
N-CHANNEL
POWER MOSFETS

RFP4N100




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. POWER vs. TEMPERATURE DERATING CURVE




FIGURE 6. TYPICAL FORWARD TRANSCONDUCTANCE




FIGURE 7. TYPICAL SOURCE-TO-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE ON RESISTANCE




FIGURE 10. TYPICAL CAPACITANCE vs VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE




FIGURE 12. TYPICAL DRAIN-SOURCE ON RESISTANCE




FIGURE 13. UNCLAMPED INDUCTIVE SWITCHING SOA




FIGURE 14. SWITCHING TIME TEST CIRCUIT

RFM6N45/6N50 RFP6N45/6N50

N-Channel Enhancement Mode
Power Field Effect Transistors

August 1991

Features

- 6A, 450V and 500V
- $r_{DS(on)} = 1.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM6N45 and RFM6N50 and the RFP6N45 and RFP6N50 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM6N45	RFM6N50	RFP6N45	RFP6N50	UNITS
Drain-Source Voltage	V_{DS} 450	500	450	500	V
Drain-Gate Voltage ($R_{GS} = 1\text{ m}\Omega$)	V_{DGR} 450	500	450	500	V
Continuous Drain Current					
RMS Continuous	I_D 6	6	6	6	A
Pulsed Drain Current	I_{DM} 15	15	15	15	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM6N45, RFM6N50, RFP6N45, RFP6N50

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25° C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6N45 RFP6N45		RFM6N50 RFP6N50		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	450	—	500	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=360\text{ V}$ $V_{DS}=400\text{ V}$	—	10	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=360\text{ V}$ $V_{DS}=400\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=10\text{ V}$	—	3.75	—	3.75	V
		$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	12	—	12	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=10\text{ V}$	—	1.25	—	1.25	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=3\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	1500	—	1500	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	250	—	250	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	200	—	200	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=250\text{ V}$ $I_D=3\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	15(typ)	45	15(typ)	45	ns
Rise Time	t_r		40(typ)	80	40(typ)	80	
Turn-Off Delay Time	$t_d(off)$		190(typ)	300	190(typ)	300	
Fall Time	t_f		60(typ)	100	60(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$		RFM6N45, RFM6N50	—	1.25	—	
		RFP6N45, RFP6N50	—	1.67	—	1.67	

4

N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6N45 RFP6N45		RFM6N50 RFP6N50		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=3\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	800(typ.)		800(typ.)		ns

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFM6N45, RFM6N50, RFP6N45, RFP6N50




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM6N45, RFM6N50, RFP6N45, RFP6N50




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4
N-CHANNEL
POWER MOSFETS

RFM7N35/7N40 RFP7N35/7N40

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features

- 7A, 350V and 400V
- $r_{DS(on)} = 0.75\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM7N35 and RFM7N40 and the RFP7N35 and RFP7N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM7N35	RFM7N40	RFP7N35	RFP7N40	UNITS	
Drain-Source Voltage	V_{DSS}	350	400	350	400	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	350	400	350	400	V
Continuous Drain Current						
RMS Continuous	I_D	7	7	7	7	A
Pulsed Drain Current	I_{DM}	15	15	15	15	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM7N35, RFM7N40, RFP7N35, RFP7N40

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM7N35 RFP7N35		RFM7N40 RFP7N40		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	350	—	400	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=280\text{ V}$ $V_{GS}=320\text{ V}$	—	1	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=280\text{ V}$ $V_{GS}=320\text{ V}$	—	50	—	—	
		$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3.5\text{ A}$ $V_{GS}=10\text{ V}$	—	2.63	—	2.63	V
		$I_D=7\text{ A}$ $V_{GS}=10\text{ V}$	—	10	—	10	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.75	—	0.75	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=3.5\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	1600	—	1600	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	300	—	300	
Reverse-Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	200	—	200	
Turn-On Delay Time	$t_d(on)$	$V_{DS}=200\text{ V}$ $I_D=3.5\text{ A}$	16(typ)	45	16(typ)	45	ns
Rise Time	t_r	$R_{gen}=R_{gs}=50\ \Omega$	54(typ)	75	54(typ)	75	
Turn-Off Delay Time	$t_d(off)$	$V_{GS}=10\text{ V}$	170(typ)	250	170(typ)	250	
Fall Time	t_f		62(typ)	100	62(typ)	100	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM7N35, RFM7N40	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP7N35, RFP7N40	—	1.67	—	1.67	

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM7N35 RFP7N35		RFM7N40 RFP7N40		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=3.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $di_F/dt=100\text{ A}/\mu\text{s}$	870 (typ)				ns

^aPulsed: Pulse duration=300 μs max., duty cycle=2%.

RFM7N35, RFM7N40, RFP7N35, RFP7N40




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM7N35, RFM7N40, RFP7N35, RFP7N40




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

4
N-CHANNEL
POWER MOSFETS

RFM8N18/8N20 RFP8N18/8N20

N-Channel Enhancement Mode
Power Field Effect Transistors

August 1991

Features

- 8A, 180V and 200V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM8N18 and RFM8N20 and the RFP8N18 and RFP8N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM8N18	RFM8N20	RFP8N18	RFP8N20	UNITS	
Drain-Source Voltage	V_{DSS}	180	200	180	200	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	180	200	180	200	V
Continuous Drain Current						
RMS Continuous	I_D	8	8	8	8	A
Pulsed Drain Current	I_{DM}	20	20	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM8N18, RFM8N20, RFP8N18, RFP8N20

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18 RFP8N18		RFM8N20 RFP8N20		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 145 \text{ V}$	—	1	—	—	μA
		$V_{DS} = 160 \text{ V}$	—	—	—	1	
		$T_C = 125^\circ\text{C}$	—	50	—	—	
		$V_{DS} = 145 \text{ V}$ $V_{DS} = 160 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 4 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	2.0	—	2.0	V
		$I_D = 8 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	5.5	—	5.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 4 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.5	—	0.5	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 4 \text{ A}$	1.5	—	1.5	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$	—	750	—	750	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	250	—	250	
Reverse Transfer Capacitance	C_{riss}	$f = 1\text{MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 100 \text{ V}$ $I_D = 4 \text{ A}$ $R_{gen} = R_{gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	30(typ.)	45	30(typ.)	45	ns
Rise Time	t_r		100(typ.)	150	100(typ.)	150	
Turn-Off Delay Time	$t_d(off)$		90(typ.)	135	90(typ.)	135	
Fall Time	t_f		70(typ.)	105	70(typ.)	105	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM8N18, RFM8N20	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP8N18, RFP8N20	—	2.083	—	2.083	

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18 RFP8N18		RFM8N20 RFP8N20		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}^a	$I_{SD} = 4 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	225(typ.)		225(typ.)		ns

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFM8N18, RFM8N20, RFP8N18, RFP8N20




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM8N18, RFM8N20, RFP8N18, RFP8N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM10N12/10N15 RFP10N12/10N15

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features

- 10A, 120V and 150V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device



Description

The RFM10N12 and RFM10N15 and the RFP10N12 and RFP10N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-types in the JEDEC TO-220AB plastic package.


Packages

TO-204AA


 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM10N12	RFM10N15	RFP10N12	RFP10N15	UNITS
Drain-Source Voltage	V_{DSS} 120	150	120	150	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR} 120	150	120	150	V
Continuous Drain Current					
RMS Continuous	I_D 10	10	10	10	A
Pulsed Drain Current	I_{DM} 25	25	25	25	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM10N12, RFM10N15, RFP10N12, RFP10N15

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12 RFP10N12		RFM10N15 RFP10N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 2 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100 \text{ V}$ $V_{GS} = 120 \text{ V}$	—	1	—	—	μA
		$T_c = 125^\circ\text{C}$ $V_{DS} = 100 \text{ V}$ $V_{GS} = 120 \text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	1.5	—	1.5	V
		$I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	4	—	4	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.3	—	0.3	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 5 \text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25 \text{ V}$	—	850	—	850	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	230	—	230	
Reverse Transfer Capacitance	C_{rss}	$f = 1 \text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=75 \text{ V}$	40(typ.)	60	40(typ.)	60	ns
Rise Time	t_r	$I_D = 5 \text{ A}$	165(typ.)	250	165(typ.)	250	
Turn-Off Delay Time	$t_d(off)$	$R_{gen} = R_{gs} = 50 \Omega$	90(typ.)	135	90(typ.)	135	
Fall Time	t_f	$V_{GS} = 10 \text{ V}$	90(typ.)	135	90(typ.)	135	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM10N12, RFM10N15	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP10N12, RFP10N15	—	2.083	—	2.083	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12 RFP10N12		RFM10N15 RFP10N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4 \text{ A}$ $d_I/d_t=100 \text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

^a Pulse Test: Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

4
N-CHANNEL
POWER MOSFETS

RFM10N12, RFM10N15, RFP10N12, RFP10N15




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM10N12, RFM10N15, RFP10N12, RFP10N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

RFH10N45 RFH10N50

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features


- 10A, 450V and 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

Description

The RFH10N45 and RFH10N50 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The RFH types are supplied in the JEDEC TO-218AC plastic package.

Packages

 TO-218AC
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFH10N45	RFH10N50	UNITS	
Drain-Source Voltage	V_{DSS}	450	500	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	450	500	V
Continuous Drain Current				
RMS Continuous	I_D	10	10	A
Pulsed Drain Current	I_{DM}	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	150	150	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				

Specifications RFH10N45, RFH10N50

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH10N45		RFH10N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 10 mA V _{GS} = 0	450	—	500	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 360 V	—	1	—	—	μA
		V _{DS} = 400 V	—	—	—	1	
		T _c = 125°C V _{DS} = 360 V V _{DS} = 400 V	—	50	—	—	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 5 A V _{GS} = 10 V	—	3.0	—	3.0	V
		I _D = 10 A V _{GS} = 10 V	—	10	—	10	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 5 A V _{GS} = 10 V	—	0.6	—	0.6	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 5 A	5	—	5	—	mho
Input Capacitance	C _{iss}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	600	—	600	
Reverse Transfer Capacitance	C _{rss}	f = 1MHz	—	200	—	200	
Turn-On Delay Time	t _{d(on)}	V _{DS} = 250 V I _D = 5 A	26(typ)	60	26(typ)	60	ns
Rise Time	t _r	R _{gen} =R _{gs} =50Ω	50(typ)	100	50(typ)	100	
Turn-Off Delay Time	t _{d(off)}	V _{GS} = 10 V	525(typ)	900	525(typ)	900	
Fall Time	t _f		105(typ)	180	105(typ)	180	
Thermal Resistance Junction-to-Case	R _{θJC}	RFH10N45, RFH10N50 Series	—	0.83	—	0.83	°C/W

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		RFH10N45		RFH10N50				
		Min.	Max.	Min.	Max.			
Diode Forward Voltage	V _{SD} *	I _{SD} = 5 A		—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4 A, d _{I_F} /d _t = 100 A/μs		950 (typ.)		950 (typ.)		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4
N-CHANNEL
POWER MOSFETS

RFH10N45, RFH10N50




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH10N45, RFH10N50




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4
N-CHANNEL
POWER MOSFETS

RFM10N45

RFM10N50

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features


- 10A, 450V and 500V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

Description

The RFM10N45 and RFM10N50 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The RFM types are supplied in the JEDEC TO-204AA steel package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM10N45	RFM10N50	UNITS	
Drain-Source Voltage	V_{DSS}	450	500	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	450	500	V
Continuous Drain Current				
RMS Continuous	I_D	10	10	A
Pulsed Drain Current	I_{DM}	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	150	150	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				

Specifications RFM10N45, RFM10N50

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N45		RFM10N50		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 10 mA V _{GS} = 0	450	—	500	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 360 V	—	1	—	—	μA
		V _{DS} = 400 V	—	—	—	1	
		T _C = 125° C	—	50	—	—	
		V _{DS} = 360 V V _{DS} = 400 V	—	—	—	50	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} [Ⓐ]	I _D = 5 A V _{GS} = 10 V	—	3.0	—	3.0	V
		I _D = 10 A V _{GS} = 10 V	—	10	—	10	
Static Drain-Source On Resistance	r _{DS(on)} [Ⓐ]	I _D = 5 A V _{GS} = 10 V	—	0.6	—	0.6	Ω
Forward Transconductance	g _{fs} [Ⓐ]	V _{DS} = 10 V I _D = 5 A	5	—	5	—	mho
Input Capacitance	C _{iss}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	600	—	600	
Reverse Transfer Capacitance	C _{rss}	f = 1 MHz	—	200	—	200	
Turn-On Delay Time	t _{d(on)}	V _{DS} = 250	26(typ)	60	26(typ)	60	ns
Rise Time	t _r	I _D = 5 A	50(typ)	100	50(typ)	100	
Turn-Off Delay Time	t _{d(off)}	R _{gen} =R _{gs} =50Ω	525(typ)	900	525(typ)	900	
Fall Time	t _f	V _{GS} = 10 V	105(typ)	180	105(typ)	180	
Thermal Resistance Junction-to-Case	R _{θJC}	RFM10N45, RFM10N50 Series	—	0.83	—	0.83	°C/W

[Ⓐ]Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		RFM10N45		RFM10N50			
		Min.	Max.	Min.	Max.		
Diode Forward Voltage	V _{SD}	I _{SD} = 5A	—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, dI _F /dt = 100 A/μs	950 typ.		950 typ.		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4
N-CHANNEL
POWER MOSFETS

RFM10N45, RFM10N50




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM12N08/12N10 RFP12N08/12N10

N-Channel Enhancement Mode
Power Field Effect Transistors

August 1991

Features

- 12A, 80V and 100V
- $r_{DS(on)} = 0.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM12N08 and RFM12N10 and the RFP12N08 and RFP12N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages

TO-204AA




TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM12N08	RFM12N10	RFP12N08	RFP12N10	UNITS	
Drain-Source Voltage	V_{DSS}	80	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	80	100	80	100	V
Continuous Drain Current						
RMS Continuous	I_D	12	12	12	12	A
Pulsed Drain Current	I_{DM}	30	30	30	30	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM12N08, RFM12N10, RFP12N08, RFP12N10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08 RFP12N08		RFM12N10 RFP12N10		
			Min.	Max.	Min.	Max.	
Drain Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=65\text{ V}$	—	1	—	—	μA
		$V_{DS}=80\text{ V}$	—	—	—	1	
		$T_c=125^\circ\text{ C}$ $V_{DS}=65\text{ V}$ $V_{DS}=80\text{ V}$	—	50	—	—	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	1.2	—	1.2	V
		$I_D=12\text{ A}$ $V_{GS}=10\text{ V}$	—	3.3	—	3.3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	0.2	—	0.2	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	850	—	850	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	300	—	300	
Reverse-Transfer Capacitance	C_{ras}	$f = 1\text{ MHz}$	—	150	—	150	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=6\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	45(Typ)	70	45(Typ)	70	ns
Rise Time	t_r		250(Typ)	375	250(Typ)	375	
Turn-Off Delay Time	$t_d(off)$		85(Typ)	130	85(Typ)	130	
Fall Time	t_f		100(Typ)	150	100(Typ)	150	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFM12N08, RFM12N10	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP12N08, RFP12N10	—	2.083	—	2.083	

^aPulsed: Pulse duration=300 μs max., duty cycle=2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08 RFP12N10		RFP12N08 RFM12N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

4
N-CHANNEL
POWER MOSFETS




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM12N08, RFM12N10, RFP12N08, RFP12N10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on-resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

RFM12N18/12N20 RFP12N18/12N20

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features



- 12A, 180V and 200V
- $r_{DS(on)} = 0.25\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM12N18 and RFM12N20 and the RFP12N18 and RFP12N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM-types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM12N18	RFM12N20	RFP12N18	RFP12N20	UNITS	
Drain-Source Voltage	V_{DS}	180	200	180	200	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	180	200	180	200	V
Continuous Drain Current						
RMS Continuous	I_D	12	12	12	12	A
Pulsed Drain Current	I_{DM}	30	30	30	30	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM12N18, RFM12N20, RFP12N18, RFP12N20

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N18 RFP12N18		RFM12N20 RFP12N20		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	1.5	—	1.5	V
		$I_D=12\text{ A}$ $V_{GS}=10\text{ V}$	—	3.6	—	3.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=10\text{ V}$	—	0.25	—	0.25	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	4	—	4	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	1700	—	1700	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	600	—	600	
Reverse-Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=100\text{ V}$ $I_D=6\text{ A}$	35(typ)	50	35(typ)	50	ns
Rise Time	t_r	$R_{gen}=R_{gs}=50\ \Omega$	130(typ)	200	130(typ)	200	
Turn-Off Delay Time	$t_d(off)$	$V_{GS}=10\text{ V}$	120(typ)	180	120(typ)	180	
Fall Time	t_f		105(typ)	160	105(typ)	160	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFM12N18, RFM12N20 RFP12N18, RFP12N20	—	1.25	—	1.25	
			—	1.67	—	1.67	

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N18 RFP12N18		RFM12N20 RFP12N20		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{S}$	325(typ)		325(typ)		ns

^aPulsed: Pulse duration=300 μs max., duty cycle=2%.

RFM12N18, RFM12N20, RFP12N18, RFP12N20




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM12N18, RFM12N20, RFP12N18, RFP12N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

RFH12N35

RFH12N40

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features

- 12A, 350V and 400V
- $r_{DS(on)} = 0.038\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package


Description

The RFH12N35 and RFH12N40 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFH-types are supplied in the JEDEC TO-218AC plastic package.


Package

TO-218AC
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFH12N35	RFH12N40	UNITS
Drain-Source Voltage	350	400	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	350	400	V
Continuous Drain Current	12	12	A
Pulsed Drain Current	24	24	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	150	150	W
Linear Derating Factor	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFH12N35, RFH12N40

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH12N35		RFH12N40		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 10 mA V _{GS} = 0	350	—	400	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 280 V	—	1	—	—	μA
		V _{DS} = 320 V	—	—	—	1	
		T _c = 125° C	—	—	—	—	
		V _{DS} = 280 V	—	50	—	—	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 320 V	—	—	—	50	μA
		V _{DS} = 320 V	—	—	—	50	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 6 A V _{GS} = 10 V	—	2.28	—	2.28	V
		I _D = 12 A V _{GS} = 10 V	—	6.75	—	6.75	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 6 A V _{GS} = 10 V	—	0.38	—	0.38	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 6 A	4	—	4	—	mho
Input Capacitance	C _{iss}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	900	—	900	
Reverse Transfer Capacitance	C _{rss}	f = 1MHz	—	400	—	400	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 200 V	30(typ)	50	30(typ)	50	ns
Rise Time	t _r	I _D = 6 A	105(typ)	150	105(typ)	150	
Turn-Off Delay Time	t _{d(off)}	R _{gen} =R _{gs} =50Ω	480(typ)	750	480(typ)	750	
Fall Time	t _f	V _{GS} = 10 V	140(typ)	200	140(typ)	200	
Thermal Resistance Junction-to-Case	R _{θJC}	RFH12N35, RFH12N40 Series	—	0.83	—	0.83	° C/W

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH12N35		RFH12N40		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V _{SD} *	I _{SD} = 6A	—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, d _I F/d _t = 100 A/μs	950 (typ.)		950 (typ.)		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4
N-CHANNEL
POWER MOSFETS

RFH12N35, RFH12N40




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM12N35

RFM12N40

N-Channel Enhancement Mode Power Field Effect Transistors

August 1991

Features


- 12A, 350V and 400V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM12N35 and RFM12N40 n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.


The RFM types are supplied in the JEDEC TO-204AA steel package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM12N35	RFM12N40	UNITS
Drain-Source Voltage	V_{DSS} 350	400	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR} 350	400	V
Continuous Drain Current			
RMS Continuous	I_D 12	12	A
Pulsed Drain Current	I_{DM} 24	24	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 150	150	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			

Specifications RFM12N35, RFM12N40

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		RFM12N35		RFM12N40			
		Min.	Max.	Min.	Max.		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 10 \text{ mA}$ $V_{GS} = 0$	350	—	400	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 280 \text{ V}$	—	1	—	—	μA
		$V_{DS} = 320 \text{ V}$	—	—	—	1	
		$T_c = 125^\circ\text{C}$ $V_{DS} = 280 \text{ V}$ $V_{DS} = 320 \text{ V}$	—	50	—	—	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 6 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3	—	3	V
		$I_D = 12 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	10	—	10	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 6 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.5	—	0.5	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 6 \text{ A}$	4	—	4	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$	—	3000	—	3000	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	900	—	900	
Reverse Transfer Capacitance	C_{rss}	$f = 1 \text{ MHz}$	—	400	—	400	
Turn-On Delay Time	$t_d(on)$	$V_{DS} = 200$	30(typ)	50	30(typ)	50	ns
Rise Time	t_r	$I_D = 6 \text{ A}$	105(typ)	150	105(typ)	150	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta gen} = R_{\theta cs} = 50\Omega$	480(typ)	750	480(typ)	750	
Fall Time	t_f	$V_{GS} = 10 \text{ V}$	140(typ)	200	140(typ)	200	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM12N35, RFM12N40 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		RFM12N35		RFM12N40				
		Min.	Max.	Min.	Max.			
Diode Forward Voltage	V_{SD}	$I_{SD} = 6 \text{ A}$		—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$		950 typ.		950 typ.		ns

* Pulse Test: Width $\leq 300 \mu\text{s}$, Duty cycle $\leq 2\%$.

RFM12N35, RFM12N40




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM12N35, RFM12N40




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Test Time Circuit.

RFD14N05/05SM RFP14N05

N-Channel Enhancement Mode Power
Field Effect Transistors (MegaFETs)

May 1991

Features




- 14A, 50V
- $R_{DS(on)} = 0.1\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFD14N05, RFD14N05SM, and RFP14N05 n-channel power MOSFETs are manufactured using the MegaFET process. This process which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD14N05 is supplied in the JEDEC TO-251 plastic package, the RFD14N05SM in the JEDEC TO-252 plastic package and the RFP14N05 in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	50V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	50V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	14A
Pulsed, I_{DM}	35A
Single Pulse Avalanche Energy Rating, (Refer to UIS SOA Curve)	
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	48W
Derate Above $T_C = +25^\circ\text{C}$	0.32W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to +175°C

RFD14N05, RFD14N05SM, RFP14N05

ELECTRICAL CHARACTERISTICS, Case Temperature (T_c) = 25°C unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS		
		MIN.	MAX.			
Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V		
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4			
Zero-Gate Voltage Drain Current	I_{DSS} $V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_c = 150^\circ \text{ C}$	—	1	μA		
Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 20 \text{ V}$	—	50			
Static Drain-Source On-Resistance	$r_{DS(on)}$ $I_D = 14 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.1	Ω		
Turn-On Time	$t_{(on)}$	—	60			
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}$ $I_{g1} = I_{g2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$ $R_L = 3.57 \Omega$	—	14 (typ.)	ns	
Rise Time	t_r		—	26 (typ.)		
Turn-Off Delay Time	$t_d(off)$		—	45 (typ.)		
Fall Time	t_f		—	17 (typ.)		
Turn-Off Time	$t_{(off)}$		—	100		
Total Gate Charge	$Q_g(\text{total})$	$V_{DD} = 40 \text{ V}$	$V_{GS} = 0-20 \text{ V}$	—	nC	
Gate Charge at 10 V	$Q_g(10)$	$I_D = 14 \text{ A}$	$V_{GS} = 0-10 \text{ V}$	—		
Threshold Gate Charge	$Q_g(th)$	$R_L = 2.86 \Omega$	$V_{GS} = 0-2 \text{ V}$	—		
Plateau Voltage	$V(\text{plateau})$	$I_D = 14 \text{ A}, V_{DS} = 15 \text{ V}$		—	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}, L = 0.2 \mu\text{H}$ $R_L = 3.57 \Omega, I_{g1} = I_{g2} = 0.2 \text{ A}$ $V_{GS}(\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$		—	14	μJ
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$			—	3.125	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	TO-251 & TO-252		—	100	
		TO-220		—	80	

4
N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	V_{SD} $I_{SD} = 14 \text{ A}$	—	1.5	V
Reverse Recovery Time	t_{rr} $I_F = 14 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING

RFD14N05, RFD14N05SM, RFP14N05




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. NORMALIZED POWER DISTRIBUTION vs TEMPERATURE DERATING




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED RDS(on) vs JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs TEMPERATURE

RFD14N05, RFD14N05SM, RFP14N05




FIGURE 9. NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs VOLTAGE





FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

RFD14N05, RFD14N05SM, RFP14N05



SWITCHING TEST CIRCUIT

SWITCHING WAVEFORMS

FIGURE 12. RESISTIVE SWITCHING




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

RFM15N05/15N06 RFP15N05/15N06

N-Channel Enhancement Mode
Power Field Effect Transistors

August 1991

Features



- 15A, 50V and 60V
- $r_{DS(on)} = 0.14\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM15N05 and RFM15N06 and the RFP15N05 and RFP15N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFM15N05	RFM15N06	RFP15N05	RFP15N06	UNITS	
Drain-Source Voltage	V_{DSS}	50	60	50	60	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	50	60	50	60	V
Continuous Drain Current						
RMS Continuous	I_D	15	15	15	15	A
Pulsed Drain Current	I_{DM}	40	40	40	40	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	90	90	90	90	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.48	0.48	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

RFM15N05, RFM15N06, RFP15N05, RFP15N06

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05 RFP15N05		RFM15N06 RFP15N06		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	50	—	60	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=40\text{ V}$ $V_{DS}=50\text{ V}$	—	1	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=40\text{ V}$ $V_{DS}=50\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=7.5\text{ A}$ $V_{GS}=10\text{ V}$	—	1.05	—	1.05	V
		$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	2.5	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=7.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.14	—	0.14	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=7.5\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	850	—	850	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	450	—	450	
Reverse-Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	180	—	180	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=30\text{ V}$ $I_D=7.5\text{ A}$ $R_{\theta en}=R_{\theta gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	16(typ)	40	16(typ)	40	ns
Rise Time	t_r		100(typ)	175	100(typ)	175	
Turn-Off Delay Time	$t_d(off)$		72(typ)	175	72(typ)	175	
Fall Time	t_f		66(typ)	140	66(typ)	140	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFM15N05, RFM15N06	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP15N05, RFP15N06	—	1.67	—	1.67	

^aPulsed: Pulse duration=300 μs max., duty cycle=2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05 RFP15N05		RFM15N06 RFP15N06		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=15\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_r	$I_F=4\text{ A}$ $d_I/d_t=100\text{ A}/\mu\text{s}$	100 (typ)		100(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.




FIGURE 1. NORMALIZED SWITCHING WAVEFORMS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. NORMALIZED $r_{DS(ON)}$ vs TEMPERATURE




FIGURE 4. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 5. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 6. MAXIMUM SAFE OPERATING AREA




FIGURE 7. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 8. $r_{DS(ON)}$ vs DRAIN CURRENT




FIGURE 9. THRESHOLD VOLTAGE vs TEMPERATURE (T_J)





FIGURE 10. SWITCHING TIME TEST CIRCUIT

Spice Model (RFM15N06)


```
.SUBCKT RFM15N06 2 1 3; rev 01/07/91
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=3.46 KP=3.09 IS=1e-30 N=10 TOS=1 L=lu W=lu)
Vto 21 6 .74
Rsource 8 7 RDSMOD 34.82e-3
Rdrain 5 16 RDSMOD 13.3e-3
.MODEL RDSMOD RES (TC1=6.5e-3 TC2=3.28e-5)
.MODEL RVTOMOD RES (TC1=-4.30e-3 TC2=-3.77e-6)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 102.35
.MODEL RBKMOD RES (TC1=8.33e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBKMOD D (RS=3.83e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBDMOD D (IS=8.16e-13 RS=1.54e-2 TRS1=1.77e-3 TRS2=1.85e-5)
+CJO=9.16e-10 TT=7e-8
Cin 6 8 4.44e-10
Ca 12 8 9.14e-10
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.66 VOFF=-1.66)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.66 VOFF=-3.66)
.MODEL DPLCAPMOD D (CJO=4.90e-10 IS=1e-30 N=10)
Cb 12 14 5.81e-10
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.07 VOFF=8.07)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=8.07 VOFF=3.07)
Rgate 9 20 20.43
Lgate 1 9 1.32e-8
Ldrain 2 5 1.0e-8
Lsource 3 7 1.68e-8
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
It 8 17 1
Mos 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
.ENDS
```



RFM15N05, RFM15N06, RFP15N05, RFP15N06

Spice Model (RFP15N06)

```
.SUBCKT RFP15N06 2 1 3; rev 01/07/91
*Nominal Temperature = 25°C
.MODEL MOSMOD NMOS (VTO=3.46 KP=3.09 IS=1e-30 N=10 TOS=1 L=lu W=lu)
Vto 21 6 .74
Rsource 8 7 RDSMOD 34.82e-3
Rdrain 5 16 RDSMOD 13.3e-3
.MODEL RDSMOD RES (TC1=6.5e-3 TC2=3.28e-5)
.MODEL RVTOMOD RES (TC1=-4.30e-3 TC2=-3.77e-6)
.MODEL RVTOMOD2 RES (TC1=0 TC2=0)
Ebreak 11 7 17 18 102.35
.MODEL RBKMOD RES (TC1=8.33e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBKMOD D (RS=3.83e-1 TRS1=7.81e-4 TRS2=-9.28e-6)
.MODEL DBDMOD D (IS=8.16e-13 RS=1.54e-2 TRS1=1.77e-3 TRS2=1.85e-5)
+CJO=9.16e-10 TT=7e-8
Cin 6 8 4.44e-10
Ca 12 8 9.14e-10
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.66 VOFF=-1.66)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.66 VOFF=-3.66)
.MODEL DPLCAPMOD D (CJO=4.90e-10 IS=1e-30 N=10)
Cb 12 14 5.81e-10
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.07 VOFF=8.07)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=8.07 VOFF=3.07)
Rgate 9 20 20.43
Lgate 1 9 9.5e-10
Ldrain 2 5 2.58e-9
Lsource 3 7 2.58e-9
Dbody 7 5 DBDMOD
Dbreak 5 11 DBKMOD
Dplcap 10 5 DPLCAPMOD
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evto 20 6 18 8 1
It 8 17 1
Mos 16 6 8 8 MOSMOD M=0.99
MOS2 16 21 8 8 MOSMOD M=0.01
Rbreak 17 18 RBKMOD 1
Rin 6 8 1e9
Rvto 18 19 RVTOMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 8 19 DC 1
.ENDS
```



RFM15N12/15N15

RFP15N12/15N15

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features



- 15A, 120V and 150V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM15N12 and RFM15N15 and the RFP15N12 and RFP15N15 are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM15N12	RFM15N15	RFP15N12	RFP15N15	UNITS	
Drain-Source Voltage	V_{DSS}	120	150	120	150	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	120	150	120	150	V
Continuous Drain Current						
RMS Continuous	I_D	15	15	15	15	A
Pulsed Drain Current	I_{DM}	40	40	40	40	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

4
N-CHANNEL
POWER MOSFETS

Specifications RFM15N12, RFM15N15, RFP15N12, RFP15N15

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N12 RFP15N12		RFM15N15 RFP15N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$ $T_c = 125^\circ \text{ C}$ $V_{DS} = 100 \text{ V}$ $V_{DS} = 120 \text{ V}$	—	1	—	—	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	1.125	—	1.125	V
		$I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.15	—	0.15	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 7.5 \text{ A}$	5	—	5	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	1700	—	1700	pF
Output Capacitance	C_{oss}		—	750	—	750	
Reverse Transfer Capacitance	C_{rss}		—	350	—	350	
Turn-On Delay Time	$t_d(on)$		$R_{gen} = R_{gs} = 50 \Omega$	50(typ.)	75	50(typ.)	75
Rise Time	t_r	150(typ.)		225	150(typ.)	225	
Turn-Off Delay Time	$t_d(off)$	185(typ.)		280	185(typ.)	280	
Fall Time	t_f	125(typ.)		190	125(typ.)	190	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFM15N12, RFM15N15	—	1.25	—	1.25	°C/W
		RFP15N12, RFP15N15	—	1.67	—	1.67	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N12 RFP15N12		RFM15N15 RFP15N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 7.5 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

^aPulse Test: Width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM15N12, RFM15N15, RFP15N12, RFP15N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

RFD16N05

RFD16N05SM

N-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

Features



- 16A, 50V
- $r_{DS(on)} = 0.047 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFD16N05 and RFD16N05SM n-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD16N05 is supplied in the JEDEC TO-251AA plastic package and the RFD16N05SM in the TO-252AA plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	50V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	50V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	16A
Pulsed, I_{DM}	45A
Single Pulse Avalanche Rating, Refer to UIS SOA	
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	72W
Derate Above $T_C = +25^\circ\text{C}$	0.48W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to +175 $^\circ\text{C}$

Specifications RFD16N05, RFD16N05SM

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c) = 25°C unless otherwise specified:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS		
		MIN.	MAX.			
Drain-Source Breakdown Voltage	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V		
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4	V		
Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_c = 150^\circ \text{ C}$	—	1 50	μA		
Gate-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	—	100	nA		
Static Drain-Source On Resistance	$I_D = 16 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.047	Ω		
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}$ $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS} (\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$ $R_L = 3.125 \Omega$	—	60	ns		
Turn-On Delay Time		—	14 (typ.)			
Rise Time		—	30 (typ.)			
Turn-Off Delay Time		—	52 (typ.)			
Fall Time		—	16 (typ.)			
Turn-Off Time		—	100			
Total Gate Charge		$V_{GS} = 0-20 \text{ V}$	—		80	nC
Gate Charge at 10 V		$V_{GS} = 0-10 \text{ V}$	—		45	
Threshold Gate Charge	$V_{GS} = 0-2 \text{ V}$	—	3			
Plateau Voltage	$I_D = 16 \text{ A}, V_{DS} = 15 \text{ V}$	—	7.5	V		
Turn-Off Energy Loss per Cycle	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}, R_L = 3.125 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS} (\text{clamp}) + 10 \text{ V}, -0.6 \text{ V}$	—	19	μJ		
Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	2.083	$^\circ\text{C/W}$		
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	—	100	$^\circ\text{C/W}$		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	$I_{SD} = 16 \text{ A}$	—	1.5	V
Reverse Recovery Time	$I_F = 16 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




Fig. 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.

RFD16N05, RFD16N05SM




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig 5 - Typical transfer characteristics.




Fig 6 - Normalized R_{ds(on)} vs. junction temperature.




Fig. 7 - Normalized gate threshold voltage.




Fig. 8 - Normalized drain source breakdown voltage vs. temperature.

4
N-CHANNEL
POWER MOSFETS

RFD16N05, RFD16N05SM




Fig. 9 - Typical capacitance vs. voltage.




Fig. 10 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 11 - Resistive Switching.





Fig. 12 - Unclamped energy test circuit.




Fig. 13 - Unclamped energy waveforms.




Fig. 14 - Unclamped-Inductive-Switching SOA. (Single Pulse UIS SOA)

RFD16N10

RFD16N10SM

N-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

Features



- 16A, 100V
- $r_{DS(on)} = 0.080 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFD16N10 and RFD16N10SM n-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD16N10 is supplied in the JEDEC TO-251AA plastic package and the RFD16N10SM in the TO-252AA plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	100V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	100V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	16A
Pulsed, I_{DM}	45A
Single Pulse Avalanche Rating, Refer to UIS SOA	
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	100W
Derate Above $T_C = +25^\circ\text{C}$	0.67W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, T_J, T_{STG}	-55 to +175 $^\circ\text{C}$

Specifications RFD16N10, RFD16N10SM

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified:

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=0.25\text{ mA}, V_{GS}=0\text{ V}$	100	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=0.25\text{ mA}$	2	4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=80\text{ V}, V_{GS}=0\text{ V}$ $T_c=150^\circ\text{ C}$	—	1 50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{ V}$	—	100	nA
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D=16\text{ A}, V_{GS}=10\text{ V}$	—	0.080	Ω
Turn-On Time	$t_{(on)}$	$V_{DD}=50\text{ V}, I_D=8\text{ A}$ $I_{G1}=I_{G2}=0.5\text{ A}$ $V_{GS}(\text{clamp}): +10\text{ V}, -0.6\text{ V}$ $R_L=6.25\ \Omega$ (See Fig. 12)	—	60	ns
Turn-On Delay Time	$t_{d(on)}$		14 (typ.)	—	
Rise Time	t_r		24 (typ.)	—	
Turn-Off Delay Time	$t_{d(off)}$		75 (typ.)	—	
Fall Time	t_f		20 (typ.)	—	
Turn-Off Time	$t_{(off)}$		—	130	
Total Gate Charge	$Q_g(\text{total})$	$V_{GS}=0\text{ to }20\text{ V}$	—	150	nC
Gate Charge at 10 V	$Q_g(10)$	$V_{GS}=0\text{ to }10\text{ V}$	—	75	
Threshold Gate Charge	$Q_g(th)$	$V_{GS}=0\text{ to }2\text{ V}$	—	3.5	
Plateau Voltage	$V(\text{plateau})$	$I_D=16\text{ A}, V_{DS}=15\text{ V}$	—	7.5	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD}=50\text{ V}, I_D=8\text{ A}, R_L=6.25\ \Omega$ $L=0.2\ \mu\text{H}, I_{G1}=I_{G2}=0.5\text{ A}$ $V_{GS}(\text{clamp}): +10\text{ V}, -0.6\text{ V}$	—	60	μJ
Thermal Resistance, Junction to Case	$R_{\theta JC}$		—	1.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		—	100	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=16\text{ A}$	—	1.5	V
Reverse Recovery Time	t_{rr}	$I_F=16\text{ A}, dI_F/dt=100\text{ A}/\mu\text{s}$	—	200	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Unclamped-inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Fig. 13 for test circuit.

RFD16N10, RFD16N10SM




Fig. 3 - Maximum continuous drain current vs. temperature.




Fig. 4 - Normalized power dissipation vs. temperature derating curve.




Fig. 5 - Typical saturation characteristics.




Fig. 6 - Typical transfer characteristics.




Fig. 7 - Normalized $r_{DS(on)}$ vs. junction temperature.




Fig. 8 - Normalized gate threshold voltage.

RFD16N10, RFD16N10SM




Fig. 9 - Normalized drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.






Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Switching Test Circuit




Switching Waveforms

Fig. 12 - Resistive switching.

RFD16N10, RFD16N10SM



UIS Test Circuit



UIS Waveform

Fig. 13 - Unclamped-inductive-switching test.

RFM18N08/18N10 RFP18N08/18N10

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features



- 18A, 80V and 100V
- $r_{DS(on)} = 0.1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM18N08 and RFM18N10 and the RFP18N08 and RFP18N10 are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM18N08	RFM18N10	RFP18N08	RFP18N10	UNITS	
Drain-Source Voltage	V_{DSS}	80	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 1m\Omega$)	V_{DGR}	80	100	80	100	V
Continuous Drain Current						
RMS Continuous	I_D	18	18	18	18	A
Pulsed Drain Current	I_{DM}	45	45	45	45	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFM18N08, RFM18N10, RFP18N08, RFP18N10

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM18N08 RFP18N08		RFM18N10 RFP18N10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65 \text{ V}$	—	1	—	—	μA
		$V_{DS} = 80 \text{ V}$	—	—	—	1	
		$T_C = 125^\circ \text{ C}$	—	50	—	—	
		$V_{DS} = 65 \text{ V}$ $V_{DS} = 80 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	1.08	—	1.08	V
		$I_D = 18 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	3.0	—	3.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.10	—	0.10	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 9 \text{ A}$	5	—	5	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	1700	—	1700	pF
Output Capacitance	C_{oss}		—	750	—	750	
Reverse Transfer Capacitance	C_{rss}		—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$R_{gen} = R_{gs} = 50 \Omega$ $V_{GS} = 10 \text{ V}$	60(typ.)	90	60(typ.)	90	ns
Rise Time	t_r		300(typ.)	450	300(typ.)	450	
Turn-Off Delay Time	$t_d(off)$		150(typ.)	225	150(typ.)	225	
Fall Time	t_f		150(typ.)	225	150(typ.)	225	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM18N08, RFM18N10	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP18N08, RFP18N10	—	1.67	—	1.67	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM18N08 RFP18N10		RFP18N08 RFM18N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 9 \text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}$ $d_I/d_r = 100 \text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

^aPulse Test: Width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

4
N-CHANNEL
POWER MOSFETS

RFM18N08, RFM18N10, RFP18N08, RFP18N10




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM18N08, RFM18N10, RFP18N08, RFP18N10




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit

N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features


- 22A, 100V
- $r_{DS(on)} = 0.080\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

Description

The RFP22N10 n-channel power MOSFETs is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. The RFP22N10 was designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. This transistor can be operated directly from integrated circuits.


The RFP22N10 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP22N10	UNITS
Drain-Source Voltage	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	100	V
Continuous Drain Current	22	A
Pulsed Drain Current	50	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	100	W
Derated Above $T_C = 25^\circ\text{C}$	0.67	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve		

Specifications RFP22N10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified:

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DS}	$I_D=0.25\text{ mA}, V_{GS}=0\text{ V}$	100	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=0.25\text{ mA}$	2	4	
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS}=80\text{ V}, V_{GS}=0\text{ V}$ $T_C=150^\circ\text{ C}$	—	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{ V}$	—	100	nA
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D=22\text{ A}, V_{GS}=10\text{ V}$	—	0.080	Ω
Turn-On Time	$t_{(on)}$	$V_{DD}=50\text{ V}, I_D=11\text{ A}$ $I_{G1}=I_{G2}=0.6\text{ A}$ $V_{GS}(\text{clamp}): +10\text{ V}, -0.6\text{ V}$ $R_L=4.55\ \Omega$	—	60	ns
Turn-On Delay Time	$t_{d(on)}$		13 (typ.)	—	
Rise Time	t_r		24 (typ.)	—	
Turn-Off Delay Time	$t_{d(off)}$		65 (typ.)	—	
Fall Time	t_f		18 (typ.)	—	
Turn-Off Time	$t_{(off)}$		—	120	
Total Gate Charge	$Q_g(\text{total})$		$V_{GS}=0\text{ to }20\text{ V}$	—	
Gate Charge at 10 V	$Q_g(10)$	$V_{GS}=0\text{ to }10\text{ V}$	—	75	
Threshold Gate Charge	$Q_g(th)$	$V_{GS}=0\text{ to }2\text{ V}$	—	3.5	
Plateau Voltage	$V(\text{plateau})$	$I_D=22\text{ A}, V_{DS}=15\text{ V}$	—	7.5	V
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD}=50\text{ V}, I_D=11\text{ A}, R_L=4.55\ \Omega$ $L=0.2\ \mu\text{H}, I_{G1}=I_{G2}=0.6\text{ A}$ $V_{GS}(\text{clamp}): +10\text{ V}, -0.6\text{ V}$	—	80	μJ
Thermal Resistance, Junction to Case	$R_{\theta JC}$		—	1.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		—	80	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=22\text{ A}$	—	1.5	V
Reverse Recovery Time	t_{rr}	$I_F=22\text{ A}, dI_F/dt=100\text{ A}/\mu\text{s}$	—	200	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Unclamped-inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Fig. 13 for test circuit.

4
N-CHANNEL
POWER MOSFETS




Fig. 3 - Maximum continuous drain current vs. temperature.




Fig. 4 - Normalized power dissipation vs. temperature derating curve.




Fig. 5 - Typical saturation characteristics.




Fig. 6 - Typical transfer characteristics.




Fig. 7 - Normalized $r_{DS(on)}$ vs. junction temperature.




Fig. 8 - Normalized gate threshold voltage.




Fig. 9 - Normalized drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.







Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Switching Test Circuit



Switching Waveforms



UIS Test Circuit



UIS Waveform

Fig. 13 - Unclamped-inductive-switching test.

N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features


- 25A, 50V
- $r_{DS(on)} = 0.047\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

Description

The RFP25N05 n-channel power MOSFETs is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05 was designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. This transistor can be operated directly from integrated circuits.


The RFP25N05 is supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP25N05	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	50	V
Continuous Drain Current	25	A
Pulsed Drain Current	65	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	72	W
Derated Above $T_C = 25^\circ\text{C}$	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve		

Specifications RFP25N05

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 0.25mA, V _{GS} = 0V	50	-	-	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 0.25mA	2	-	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V	-	-	1	μA
		T _C = +150°C	-	-	50	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V	-	-	100	nA
On Resistance	r _{DS(on)}	I _D = 25A, V _{GS} = 10V	-	-	0.047	Ω
Turn-On Time	t _(on)	V _{DD} = 25V, I _D = 12.5A	-	-	60	ns
Turn-On Delay Time	t _{d(on)}	R _L = 2Ω	-	14	-	ns
Rise Time	t _r	I _{G1} = I _{G2} = 0.5A	-	30	-	ns
Turn-Off Delay Time	t _{d(off)}	V _{GS(clamp)} = +10V, -0.6V	-	45	-	ns
Fall Time	t _f		-	14	-	ns
Turn-Off Time	t _(off)		-	-	100	ns
Total Gate Charge	Q _{g(tot)}	V _{GS} = 0 - 20V	V _{DD} = 40V		80	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0 - 10V	I _D = 25A		45	nC
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0 - 2V	R _L = 1.6Ω		3	nC
Plateau Voltage	V _(plateau)	I _D = 25A, V _{DS} = 15V	-	-	7.5	V
Turn-Off Energy Loss per Cycle	E _{off}	V _{DD} = 25V, I _D = 12.5A, I _{G1} = I _{G2} = 0.5A V _{GS(clamp)} = +10V, -0.6V, L = 0.2μH, R _L = 2Ω	-	-	30	μJ
Thermal Resistance Junction to Case	R _{θJC}		-	-	2.083	°C/W
Thermal Resistance Diode Junction to Ambient	R _{θJA}		-	-	80	°C/W

4
N-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	V _{SD}	I _{SD} = 25A	-	-	1.5	V
Reverse Recovery Time	t _{rr}	I _f = 25A, di/dt = 100A/μs	-	-	125	ns




FIGURE 1. SAFE-OPERATING-AREA CURVE (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)




FIGURE 2. UNCLAMPED -INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED $r_{DS(on)}$ VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)





FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

August 1991

Features

- 25A, 50V and 60V
- $r_{DS(on)} = 0.07\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device



Description

The RFM25N06 and RFP25N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM-type is supplied in the JEDEC TO-204AA steel package and the RFP-type in the JEDEC TO-220AB plastic package.


Package

TO-204AA


 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFM25N06	RFP25N06	UNITS
Drain-Source Voltage	V_{DS} 60	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 60	60	V
Continuous Drain Current	I_D 25	25	A
Pulsed Drain Current	I_{DM} 60	60	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 100	75	W
Linear Derating Factor	0.8	0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFM25N06, RFP25N06

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			RFM25N06 RFP25N06		
			MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40 \text{ V}$ $V_{DS} = 50 \text{ V}$	—	— 1	μA
		$T_c = 125^\circ \text{ C}$ $V_{DS} = 40 \text{ V}$ $V_{DS} = 50 \text{ V}$	— —	— 50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.875	V
		$I_D = 25 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 10 \text{ V}$	—	0.07	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 12.5 \text{ A}$	5	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$	—	1700	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	900	
Reverse Transfer Capacitance	C_{rss}	$f = 0.1 \text{ MHz}$	—	400	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30 \text{ V}$	18 (typ.)	60	ns
Rise Time	t_r	$I_D = 12.5 \text{ A}$	120 (typ.)	225	
Turn-Off Delay Time	$t_{d(off)}$	$R_{gen} = R_{gs} = 50 \Omega$	123 (typ.)	225	
Fall Time	t_f	$V_{GS} = 10 \text{ V}$	123 (typ.)	200	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$				
		RFM25N06	—	1.25	
		RFP25N06	—	1.67	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			RFM25N06 RFP25N06		
			MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 12.5 \text{ A}$	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	150(typ.)		ns

*Pulse Test: Width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

RFM25N06, RFP25N06




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM25N06, RFP25N06




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

August 1991

Features


- 25A, 180V and 200V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

Description

The RFH25N18 and RFH25N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFH25N18	RFH25N20	UNITS
Drain-Source Voltage	180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	180	200	V
Continuous Drain Current	25	25	A
Pulsed Drain Current	60	60	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	150	150	W
Linear Derating Factor	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

4
 N-CHANNEL
 POWER MOSFETS

Specifications RFH25N18, RFH25N20

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH25N18		RFH25N20		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 1 mA V _{GS} = 0	180	—	200	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 145 V	—	1	—	—	μA
		V _{DS} = 160 V	—	—	—	1	
		T _c = 125° C V _{DS} = 145 V V _{DS} = 160 V	—	50	—	—	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 12.5 A V _{GS} = 10 V	—	1.875	—	1.875	V
		I _D = 25 A V _{GS} = 10 V	—	5	—	5	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 12.5 A V _{GS} = 10 V	—	.15	—	.15	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 12.5 A	7	—	7	—	mho
Input Capacitance	C _{iSS}	V _{DS} = 25 V	—	3500	—	3500	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	900	—	900	
Reverse Transfer Capacitance	C _{rss}	f = 1MHz	—	400	—	400	
Turn-On Delay Time	t _{d(on)}	V _{DS} = 100 V	40(typ)	80	40(typ)	80	ns
Rise Time	t _r	I _D = 12.5 A	150(typ)	225	150(typ)	225	
Turn-Off Delay Time	t _{d(off)}	R _{gen} =R _{gs} =50Ω	300(typ)	400	300(typ)	400	
Fall Time	t _f	V _{GS} = 10 V	120(typ)	200	120(typ)	200	
Thermal Resistance Junction-to-Case	R _{θJC}	RFH25N18, RFH25N20 Series	—	0.83	—	0.83	°C/W

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH25N18		RFH25N20		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V _{SD} *	I _{SD} = 12.5A	—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, dI _F /dt = 100 A/μs	300 (typ.)		300 (typ.)		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH25N18, RFH25N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFK25N18

RFK25N20

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 45A, 50V and 60V
- $r_{DS(on)} = 0.040\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFK25N18 and RFK25N20 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFK-types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFK25N18	RFK25N20	UNITS	
Drain-Source Voltage	V_{DSS}	180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	180	200	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$	I_D	25	25	A
Pulsed Drain Current	I_{DM}	60	60	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	150	150	W
Linear Derating Factor		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFK25N18, RFK25N20

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK25N18		RFK25N20		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DS}	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=12.5\text{ A}$ $V_{GS}=10\text{ V}$	—	1.875	—	1.875	V
		$I_D=25\text{ A}$ $V_{GS}=10\text{ V}$	—	5	—	5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=12.5\text{ A}$ $V_{GS}=10\text{ V}$	—	.15	—	.15	Ω
Forward Transconductance	g_s^a	$V_{DS}=10\text{ V}$ $I_D=12.5\text{ A}$	7	—	7	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	3500	—	3500	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	900	—	900	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	400	—	400	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=100\text{ V}$ $I_D=12.5\text{ A}$ $R_{\theta en}=R_{\theta gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	40(typ)	80	40(typ)	80	ns
Rise Time	t_r		150(typ)	225	150(typ)	225	
Turn-Off Delay Time	$t_d(off)$		300(typ)	400	300(typ)	400	
Fall Time	t_f		120(typ)	200	120(typ)	200	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFK25N18, RFK25N20 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK25N18		RFK25N20		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=12.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $dI_F/dt=100\text{ A}/\mu\text{s}$	300(typ)		300(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

RFK25N18, RFK25N20




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFK25N18, RFK25N20




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

RFH30N12 RFH30N15

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features


- 30A, 120V and 150V
- $r_{DS(on)} = 0.075\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

Description

The RFH30N12 and RFH30N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

Package

 TO-218AC
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFH30N12	RFH30N15	UNITS	
Drain-Source Voltage	V_{DSS}	120	150	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	120	150	V
Continuous Drain Current	I_D	30	30	A
Pulsed Drain Current	I_{DM}	100	100	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	150	150	W
Linear Derating Factor		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFH30N12, RFH30N15

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH30N12		RFH30N15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 1 mA V _{GS} = 0	120	—	150	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V	—	1	—	—	μA
		V _{DS} = 120 V	—	—	—	1	
		T _c = 125° C V _{DS} = 100 V V _{DS} = 120 V	—	50	—	—	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
On-State Gate Voltage	V _{GS(on)} ^a	V _{DS} = 5 V I _D = 15 A	—	8	—	8	V
		V _{DS} = 10 V I _D = 30 A	—	10	—	10	
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 15 A V _{GS} = 10 V	—	1.125	—	1.125	V
		I _D = 30 A V _{GS} = 10 V	—	2.65	—	2.65	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 15 A V _{GS} = 10 V	—	0.075	—	0.075	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 15 A	10	—	10	—	mho
Input Capacitance	C _{iSS}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oSS}	V _{GS} = 0 V	—	1200	—	1200	
Reverse Transfer Capacitance	C _{rss}	f = 1 MHz	—	500	—	500	
Turn-On Delay Time	t _{d(on)}	V _{DS} = 75 V	75(typ)	115	75(typ)	115	ns
Rise Time	t _r	I _D = 15 A	420(typ)	630	420(typ)	630	
Turn-Off Delay Time	t _{d(off)}	R _{gen} =R _{gs} =50Ω	300(typ)	450	300(typ)	450	
Fall Time	t _f	V _{GS} = 10 V	250(typ)	375	250(typ)	375	
Thermal Resistance Junction-to-Case	R _{θJC}	RFH30N12, RFH30N15 Series	—	0.83	—	0.83	°C/W

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH30N12		RFH30N15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V _{SD} *	I _{SD} = 15A	—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, d _I F/d _t = 100 A/μs	200 (typ.)		200 (typ.)		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

RFH30N12, RFH30N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH30N12, RFH30N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFK30N12

RFK30N15

N-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features

- 30A, 120V and 150V
- $r_{DS(on)} = 0.075\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFK30N12 and RFK30N15 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFK-types are supplied in the JEDEC TO-204AE steel package.


Package

TO-204AE



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFK30N12	RFK30N15	UNITS	
Drain-Source Voltage	V_{DSS}	120	150	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	120	150	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$	I_D	30	30	A
Pulsed Drain Current	I_{DM}	100	100	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	120	120	W
Linear Derating Factor		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFK30N12, RFK30N15

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK30N12		RFK30N15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DS}	$I_D=1\text{ mA}$ $V_{GS}=0$	120	—	150	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{C}$ $V_{DS}=100\text{ V}$ $V_{GS}=120\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	1.125	—	1.125	V
		$I_D=30\text{ A}$ $V_{GS}=10\text{ V}$	—	3	—	3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=15\text{ A}$ $V_{GS}=10\text{ V}$	—	0.075	—	0.075	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=15\text{ A}$	10	—	10	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$ $V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	3000	—	3000	pF
Output Capacitance	C_{oss}		—	1200	—	1200	
Reverse Transfer Capacitance	C_{rss}		—	500	—	500	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=75\text{ V}$ $I_D=15\text{ A}$ $R_{\theta en}=R_{\theta gs}=50\ \Omega$ $V_{GS}=10\text{ V}$	75(typ)	115	75(typ)	115	ns
Rise Time	t_r		420(typ)	630	420(typ)	630	
Turn-Off Delay Time	$t_d(off)$		300(typ)	450	300(typ)	450	
Fall Time	t_f		250(typ)	375	250(typ)	375	
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	RFK30N12, RFK30N15 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK30N12		RFK30N15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=15\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_i/d_r=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

RFK30N12, RFK30N15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFK30N12, RFK30N15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit

August 1991

Features


- 35A, 80V and 100V
- $r_{DS(on)} = 0.055\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Carrier, Low-Inductance Package

Description

The RFH35N08 and RFH35N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFH35N08	RFH35N10	UNITS
Drain-Source Voltage	V_{DSS} 80	100	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 80	100	V
Continuous Drain Current	I_D 35	35	A
Pulsed Drain Current	I_{DM} 100	100	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 150	150	W
Linear Derating Factor	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFH35N08, RFH35N10

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH35N08		RFH35N10		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 1 mA V _{GS} = 0	80	—	100	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 65 V	—	1	—	—	μA
		V _{DS} = 80 V	—	—	—	1	
		T _c = 125°C V _{DS} = 65 V	—	50	—	—	
		V _{DS} = 80 V	—	—	—	50	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 17.5 A V _{GS} = 10 V	—	0.963	—	0.963	V
		I _D = 35 A V _{GS} = 10 V	—	3.0	—	3.0	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 17.5 A V _{GS} = 10 V	—	0.055	—	0.055	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 17.5 A	10	—	10	—	mho
Input Capacitance	C _{iss}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	1500	—	1500	
Reverse Transfer Capacitance	C _{rss}	f = 1 MHz	—	600	—	600	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 50 V	45(typ)	100	45(typ)	100	ns
Rise Time	t _r	I _D = 17.5 A	225(typ)	450	225(typ)	450	
Turn-Off Delay Time	t _{d(off)}	R _{gen} =R _{gs} =50Ω	240(typ)	450	240(typ)	450	
Fall Time	t _f	V _{GS} = 10 V	165(typ)	350	165(typ)	350	
Thermal Resistance Junction-to-Case	Rθ _{Jc}	RFH35N08, RFH35N10 Series	—	0.83	—	0.83	°C/W

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH35N08		RFH35N10		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V _{SD} [*]	I _{SD} = 17.5A	—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, d _I F/d _t = 100 A/μs	200 (typ.)		200 (typ.)		ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH35N08, RFH35N10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

Features


- 35A, 80V and 100V
- $r_{DS(on)} = 0.055\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFK35N08 and RFK35N10 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFK-types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFK35N08	RFK35N10	UNITS
Drain-Source Voltage	V_{DSS} 80	100	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 80	100	V
Continuous Drain Current			
$T_C = +25^\circ\text{C}$	I_D 35	35	A
Pulsed Drain Current	I_{DM} 100	100	A
Gate-Source Voltage	V_{GS} ± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 150	150	W
Linear Derating Factor	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFK35N08, RFK35N10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK35N08		RFK35N10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{C}$ $V_{DS}=65\text{ V}$ $V_{GS}=80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=17.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.9625	—	0.9625	V
		$I_D=35\text{ A}$ $V_{GS}=10\text{ V}$	—	3.5	—	3.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=17.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.055	—	0.055	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=17.5\text{ A}$	10	—	10	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	3000	—	3000	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	1500	—	1500	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	600	—	600	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$	45(typ)	100	45(typ)	100	ns
Rise Time	t_r	$I_D=17.5\text{ A}$	225(typ)	450	225(typ)	450	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	240(typ)	450	240(typ)	450	
Fall Time	t_f	$V_{GS}=10\text{ V}$	165(typ)	350	165(typ)	350	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFK35N08, RFK35N10 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK35N08		RFK35N10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD}=17.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

^aPulsed; Pulse duration = 300 μs max., duty cycle = 2%.

RFK35N08, RFK35N10




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFK35N08, RFK35N10




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

RFG40N10 RFP40N10

N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features



- 40A, 100V
- $r_{DS(on)} = 0.040\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFG40N10 and RFP40N10 n-channel ESD rated power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFP40N10 is supplied in the JEDEC TO-220AB plastic package and the RFG40N10 is supplied in the TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFG40N10 RFP40N10	UNITS
Drain-Source Voltage	V_{DSS}	V
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	V
Continuous Drain Current	I_D	A
Pulsed Drain Current	I_{DM}	A
Gate-Source Voltage	V_{GS}	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D	W
Derated Above +25°C		W/°C
Operating and Storage Junction Temperature Range	T_{JC}, T_{STG}	°C

Specifications RFG40N10, RFP40N10

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTICS		TEST CONDITIONS		LIMITS		UNITS
				MIN	MAX.	
Drain-Source Breakdown Voltage	BVDSS	ID = 0.25 mA, VGS = 0 V		100	-	V
Gate Threshold Voltage	VGS(th)	VGS = VDS, ID = 0.25 mA		2	4	
Zero Gate Voltage Drain Current	IDSS	VDS = 80 V, VGS = 0 V Tc = 150°C		-	1 50	μA
Gate-Source Leakage Current	IGSS	VGS = ±20 V, VDS = 0 V		-	100	nA
Static Drain-Source on Resistance	rDS(on)	ID = 40 A, VGS = 10 V		-	0.040	Ω
Turn-On Time	t(on)	VDD = 50 V, ID = 20 A lg1 = lg2 = 1.2 A VGS (clamp): +10 V, -0.6 V RL = 2.5 Ω		-	80	ns
Turn-On Delay Time	td(on)			17 (typ)	-	
Rise Time	tr			30 (typ)	-	
Turn-Off Delay Time	td(off)			42 (typ)	-	
Fall Time	tr			20 (typ)	-	
Turn-Off Time	t(off)			-	100	
Total Gate Charge	Qg(total)	VGS = 0 to 20 V	VDD = 80 V	-	300	nC
Gate Charge at 10V	Qg(10)	VGS = 0 to 10 V	ID = 40 A	-	150	
Threshold Gate Charge	Qg(th)	VGS = 0 to 2 V	RL = 2 Ω	-	7.5	
Plateau Voltage	V(plateau)	ID = 40 A, VDS = 15 V		-	7.5	V
Turn-Off Energy Loss per Cycle	Eoff	VDD = 50 V, ID = 20 A, RL = 2.5 Ω L = 0.8 μH, lg1 = lg2 = 1.2 A VGS (clamp): +10 V, -0.6 V		-	300	μJ
Thermal Resistance, Junction to Case	RθJC			-	0.94	°C/W
Thermal Resistance, Junction to Ambient	RθJA			-	80	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS		LIMITS		UNITS
				MIN	MAX.	
Diode Forward Voltage	VSD	ISD = 40 A		-	1.5	V
Reverse Recovery Time	trr	ISD = 40 A, dISD/dt = 100 A/μs		-	200	ns




Figure 1 - Safe operating area curve.
(Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped-inductive-switching safe-operating-area (single pulse UIS SOA). See Figure 13 for test circuit.

RFG40N10, RFP40N10




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized R_{ds(on)} vs junction temperature.




Figure 8 - Normalized gate threshold voltage.

RFG40N10, RFP40N10




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate-current.
Refer to Harris application notes AN-7254 and AN-7260



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.




Figure 13 - Unclamped-inductive-switching test.

August 1991

Features


- 45A, 50V and 60V
- $r_{DS(on)} = 0.040\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- High-Current, Low-Inductance Package

Description

The RFH45N05 and RFH45N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH-types are supplied in the JEDEC TO-218AC plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFH45N05	RFH45N06	UNITS
Drain-Source Voltage	50	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	50	60	V
Continuous Drain Current	45	45	A
Pulsed Drain Current	100	100	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	150	150	W
Linear Derating Factor	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFH45N05, RFH45N06

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFH45N05		RFH45N06		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 1 mA V _{GS} = 0	50	—	60	—	V
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 1 mA	2	4	2	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40 V	—	1	—	—	μA
		V _{DS} = 50 V	—	—	—	1	
		T _C = 125° C V _{DS} = 40 V V _{DS} = 50 V	—	50	—	—	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ± 20 V V _{DS} = 0	—	100	—	100	nA
Drain-Source On Voltage	V _{DS(on)} ^a	I _D = 22.5 A V _{GS} = 10 V	—	0.9	—	0.9	V
		I _D = 45 A V _{GS} = 10 V	—	3.6	—	3.6	
Static Drain-Source On Resistance	r _{DS(on)} ^a	I _D = 22.5 A V _{GS} = 10 V	—	.04	—	.04	Ω
Forward Transconductance	g _{fs} ^a	V _{DS} = 10 V I _D = 22.5 A	10	—	10	—	mho
Input Capacitance	C _{iss}	V _{DS} = 25 V	—	3000	—	3000	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V	—	1800	—	1800	
Reverse Transfer Capacitance	C _{rss}	f = 1MHz	—	750	—	750	
Turn-On Delay Time	t _{o(on)}	V _{DS} = 30 V	40(typ)	80	40(typ)	80	ns
Rise Time	t _r	I _D = 22.5 A	310(typ)	475	310(typ)	475	
Turn-Off Delay Time	t _{o(off)}	R _{gen} = R _{gs} = 50Ω	220(typ)	350	220(typ)	350	
Fall Time	t _f	V _{GS} = 10 V	240(typ)	375	240(typ)	375	
Thermal Resistance Junction-to-Case	Rθ _{JC}	RFH45N05, RFH45N06 Series	—	0.83	—	0.83	°C/W

^aPulsed; Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		RFH45N05		RFH45N06				
		Min.	Max.	Min.	Max.			
Diode Forward Voltage	V _{SD} [*]	I _{SD} = 22.5A		—	1.4	—	1.4	V
Reverse Recovery Time	t _{rr}	I _F = 4A, d _{IF} /d _t = 100 A/μs		150 (typ.)		150 (typ.)		ns

* Pulse Test: Width ≤ 300 μs, Duty cycle ≤ 2%.

4
N-CHANNEL
POWER MOSFETS

RFH45N05, RFH45N06




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH45N05, RFH45N06




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

4
N-CHANNEL
POWER MOSFETS

August 1991

Features

- 45A, 50V and 60V
- $r_{DS(on)} = 0.040\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFK45N05 and RFK45N06 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFK-types are supplied in the JEDEC TO-204AE steel package.


Package

TO-204AE



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFK45N05	RFK45N06	UNITS	
Drain-Source Voltage	V_{DSS}	50	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	60	V
Continuous Drain Current				
$T_C = +25^\circ\text{C}$	I_D	45	45	A
Pulsed Drain Current	I_{DM}	100	100	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	150	150	W
Linear Derating Factor		1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFK45N05, RFK45N06

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK45N05		RFK45N06		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	50	—	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	2	4	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=40\text{ V}$ $V_{GS}=50\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{C}$ $V_{DS}=40\text{ V}$ $V_{GS}=50\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=22.5\text{ A}$ $V_{GS}=10\text{ V}$	—	0.9	—	0.9	V
		$I_D=45\text{ A}$ $V_{GS}=10\text{ V}$	—	3.6	—	3.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=22.5\text{ A}$ $V_{GS}=10\text{ V}$	—	.04	—	.04	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=22.5\text{ A}$	10	—	10	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	3000	—	3000	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	1800	—	1800	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	750	—	750	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=30\text{ V}$ $I_D=22.5\text{ A}$	40(typ)	80	40(typ)	80	ns
Rise Time	t_r		310(typ)	475	310(typ)	475	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta_{gen}}=R_{\theta_{gs}}=50\ \Omega$ $V_{GS}=10\text{ V}$	220(typ)	350	220(typ)	350	
Fall Time	t_f		240(typ)	375	240(typ)	375	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFK45N05, RFK45N06 Series	—	0.83	—	0.83	$^\circ\text{C/W}$

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

4

N-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFK45N05		RFK45N06		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}	$I_{SD}=22.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $dI_F/dt_i=100\text{ A}/\mu\text{s}$	150(typ.)		150(typ.)		ns

^{*}Pulse Test: Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

RFK45N05, RFK45N06




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFP50N05 RFG50N05

N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features



- 50A, 50V
- $r_{DS(on)} = 0.022\Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFP50N05 and RFG50N05 n-channel power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors.


The RFP50N05 is supplied in the JEDEC TO-220AB plastic package and the RFG50N05 is supplied in the TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFP50N05 RFG50N05	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	50	V
Continuous Drain Current	50	A
Pulsed Drain Current	120	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	132	W
Derated Above +25°C	0.88	W/°C
Operating and Storage Junction Temperature Range	-55 to +175	°C

Specifications RFP50N05 RFG50N05

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 0.25mA, V _{GS} = 0V	50	-	-	V	
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} I _D = 0.25mA	2	-	4	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40V, V _{GS} = 0V	-	-	1	μA	
		T _C = +150°C	-	-	50	μA	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V	-	-	100	nA	
On Resistance	r _{DS(on)}	I _D = 50A, V _{GS} = 10V	-	-	0.022	Ω	
Turn-On Time	t _(on)	V _{DD} = 25V, I _D = 25A R _L = 1.0Ω I _{G1} = I _{G2} = 1.5A V _{GS(clamp)} = +10V, -0.6V	-	-	100	ns	
Turn-On Delay Time	t _{d(on)}		-	15	-	ns	
Rise Time	t _r		-	55	-	ns	
Turn-Off Delay Time	t _{d(off)}		-	60	-	ns	
Fall Time	t _f		-	15	-	ns	
Turn-Off Time	t _(off)		-	-	100	ns	
Total Gate Charge	Q _{g(tot)}	V _{GS} = 0-20V	V _{DD} = 40V I _D = 50A R _L = 0.8Ω	-	-	160	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0-10V		-	-	220	nC
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0-2V		-	-	15	nC
Plateau Voltage	V _(plateau)	I _D = 50A, V _{DS} = 15V	-	-	7.5	V	
Turn-Off Energy Loss per Cycle	E _{off}	V _{DD} = 25V, I _D = 25A, I _{G1} = I _{G2} = 1.5A V _{GS(clamp)} = +10V, -0.6V, L = 0.2μH, R _L = 1.0Ω	-	-	150	μJ	
Thermal Resistance Junction to Case	R _{θJC}		-	-	1.14	°C/W	
Thermal Resistance Diode Junction to Ambient	R _{θJA}		-	-	80	°C/W	

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	V _{SD}	I _{SD} = 50A	-	-	1.5	V
Reverse Recovery Time	t _{rr}	I _f = 50A, di/dt = 100A/μs	-	-	125	ns




FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED $r_{DS(on)}$ VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)




FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

August 1991

Features



- 75A, 50V
- $r_{DS(on)} = 0.010\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFG75N05E and RFH75N05E n-channel ESD rated power MOSFET's are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG75N05E is supplied in the TO-247 style (3 lead) plastic package and the RFH75N05E is supplied in the TO-218 (3 lead) plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFG75N05E RFH75N05E	UNITS
Drain-Source Voltage	V_{DS}	V
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	V_{DGR}	V
Continuous Drain Current	I_D	A
Pulsed Drain Current	I_{DM}	A
Gate-Source Voltage	V_{GS}	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D	W
Derated Above +25°C		W/°C
Operating and Storage Junction Temperature Range	T_{JC}, T_{STG}	°C
Electrostatic Discharge Rating		
MIL-STD-883, Category B(2)	ESD	kV
Single-Pulse Avalanche Rating		
Refer to UIS SOA Curves		

* I_D Current Limited by Package

Specifications RFG75N05E RFH75N05E

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 0.25\text{mA}, V_{GS} = 0\text{V}$	50	-	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	2	-	4	V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{V}, V_{GS} = 0\text{V}$	-	-	1	μA	
		$T_C = +150^\circ\text{C}$	-	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	-	100	nA	
On Resistance	$r_{DS(on)}$	$I_D = 75\text{A}, V_{GS} = 10\text{V}$	-	-	0.010	Ω	
Turn-On Time	$t_{(on)}$	$V_{DD} = 25\text{V}, I_D = 37.5\text{A}$ $R_L = 0.67\Omega$ $I_{G1} = I_{G2} = 3\text{A}$ $V_{GS(clamp)} = +10\text{V}, -0.6\text{V}$	-	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		-	17	-	ns	
Rise Time	t_r		-	75	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	70	-	ns	
Fall Time	t_f		-	17	-	ns	
Turn-Off Time	$t_{(off)}$		-	-	125	ns	
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0, 20\text{V}$	$V_{DD} = 40\text{V}$ $I_D = 75\text{A}$ $R_L = 0.53\Omega$	-	-	400	nC
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0, 10\text{V}$		-	-	220	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0, 2\text{V}$		-	-	15	nC
Plateau Voltage	$V_{(plateau)}$	$I_D = 75\text{A}, V_{DS} = 15\text{V}$		-	-	7.5	V
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = 25\text{V}, I_D = 37.5\text{A}, I_{G1} = I_{G2} = 3\text{A}$ $V_{GS(clamp)} = +10\text{V}, -0.6\text{V}, L = 0.2\mu\text{H}$ $R_L = 0.67\Omega$	-	-	300	μJ	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	0.625	$^\circ\text{C/W}$	
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ\text{C/W}$	

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	V_{SD}	$I_{SD} = 75\text{A}$	-	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_f = 75\text{A}, di/dt = 100\text{A}/\mu\text{s}$	-	-	125	ns




FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED $r_{DS(on)}$ VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)




FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

Spice Model

.SUBCKT RFH75N05 2 1 3 ; rev 10/30/90

*Nominal Temperature = 25°C

CchargeA 12 8 8.98e-9

CchargeB 15 14 8.81e-9

Cin 6 8 4.48e-9

Depletion_cap 10 5 DPLCAPMOD

Dbody 7 5 DBODYMOD

Dbreak 5 11 DBREAKMOD

Egs 14 8 5 8 1

Egs 13 8 6 8 1

Esg 6 10 6 8 1

Ebreak 11 7 17 18 58.4

Evto 20 6 18 8 1

lpos 8 17 1

Ldrain 2 5 e-10

Lgate 1 9 5e-9

Lsource 3 7 3e-9

Mos 16 6 8 8 MOSMOD

Rbreak 17 18 RBREAKMOD 1

Rdrain 5 16 RSOURCEMOD 3.07e-3

Rgate 9 20 1.2

Rin 6 8 1e9

Rsource 8 7 RSOURCEMOD 2e-3

Rvto 18 19 RVTONEGMOD 1

S1a 6 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 6 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 8 19 DC 1

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.48 VOFF=-0.48)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.48 VOFF=-2.48)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.25 VOFF=2.75)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.75 VOFF=-2.25)

.MODEL DBODYMOD D (IS=2.23e-12 RS=249e-3 TRS1=2.5e-3 CJO=7.55e-9 TT=4e-8)

.MODEL DBREAKMOD D (RS=8e-2 TRS1=2.5e-3)

.MODEL DPLCAPMOD D (IS=1e-30 N=10 CJO=2.14e-9)


.MODEL RBREAKMOD RES (TC1=9.5e-4 TC2=-1.17e-6)

.MODEL RSOURCEMOD RES (TC1=5.2e-3 TC2=1.37e-5)

.MODEL RVTONEGMOD RES (TC1=-3.78e-3 TC2=-7.51e-7)

.MODEL MOSMOD NMOS (VTO=3.48 N=10 IS=1e-30 KP=78.5 TOX=1 L=1u W1u)

.ENDS



N-Channel Enhancement-Mode Power Field-Effect Transistor (MegaFET)

August 1991

Features


- 100A, 50V
- $r_{DS(on)} = 0.010\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- +175°C Operating Temperature

Description

The RFA100N05E n-channel ESD rated power MOSFET is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.

The RFA100N05E is supplied in the MO-093 plastic package.

Package




TERMINAL CONNECTIONS

- 1 - Gate
- 2 - Source Kelvin
- 3 - Drain Kelvin
- 4 - Source Current
- 5 - Source Current

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFA100N05E	UNITS
Drain-Source Voltage	50	V
Drain-Gate Voltage ($R_{GS} = 1\text{ M}\Omega$)	50	V
Continuous Drain Current	100	A
Pulsed Drain Current	300	A
Gate-Source Voltage	± 20	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	240	W
Derated Above 25°C	1.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$
Electrostatic Discharge Rating		
MIL-STD-883, Category B(2)	2	KV
Single-Pulse Avalanche Rating		
Refer to UIS SOA Curves		

Specifications RFA100N05E

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25mA, V_{GS} = 0V$	50	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25mA$	2	-	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40V, V_{GS} = 0V$	-	-	1	μA
		$T_C = +150^\circ C$	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20V$	-	-	100	nA
On Resistance	$r_{DS(on)}$	$I_D = 100A, V_{GS} = 10V$	-	-	0.010	Ω
Turn-On Time	$t_{(on)}$	$V_{DD} = 25V, I_D = 50A$	-	-	60	ns
Turn-On Delay Time	$t_{d(on)}$	$R_L = 0.50\Omega$	-	17	-	ns
Rise Time	t_r	$I_{G1} = I_{G2} = 3A$	-	8	-	ns
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS(clamp)} = +10V, -0.6V$	-	50	-	ns
Fall Time	t_f		-	10	-	ns
Turn-Off Time	$t_{(off)}$		-	-	100	ns
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0, 20V$	-	-	430	nC
Gate Charge at 10V	$Q_{g(10)}$	$V_{GS} = 0, 10V$				
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0, 2V$				
		$V_{DD} = 40V$ $I_D = 100A$ $R_L = 0.40\Omega$				
Plateau Voltage	$V_{(plateau)}$	$I_D = 100A, V_{DS} = 15V$	-	-	7.5	V
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = 25V, I_D = 50A, I_{G1} = I_{G2} = 3A$ $V_{GS(clamp)} = +10V, -0.6V, L = 0.2\mu H,$ $R_L = 0.50\Omega$	-	-	500	μJ
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	0.625	$^\circ C/W$
Thermal Resistance Diode Junction to Ambient	$R_{\theta JA}$		-	-	80	$^\circ C/W$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	V_{SD}	$I_{SD} = 100A$	-	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_f = 100A, di/dt = 100A/\mu s$	-	-	125	ns




FIGURE 1. UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 2. SAFE-OPERATING-AREA CURVE. (CURVES MUST BE DERATED LINEARLY WITH INCREASE IN CASE TEMPERATURE)

4
N-CHANNEL
POWER MOSFETS

Performance Curves




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT VS. TEMPERATURE




FIGURE 4. NORMALIZED POWER DISSIPATION VS. TEMPERATURE DERATING CURVE




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. NORMALIZED $r_{DS(on)}$ VS. JUNCTION TEMPERATURE




FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE

Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN-TO-SOURCE BREAKDOWN VOLTAGE VS. TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE VS. VOLTAGE FOR ALL TYPES




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT. (REFER TO HARRIS APPLICATION NOTES AN-7254 AND AN-7260)






FIGURE 12. RESISTIVE SWITCHING

Performance Curves (Continued)



UIS TEST CIRCUIT.

FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT



UIS WAVEFORMS.

FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

Spice Model

.SUBCKT RFA100N05 6 1 4 5 3 2 ; rev 10/30/90

*Nominal Temperature = 25°C

CchargeA 12 8 8.98e-9

CchargeB 15 14 8.8e-9

Cin 24 8 4.48e-009

Depletion_cap 10 21 DPLCAPMOD

Dbody 7 21 DBODYMOD

Dbreak 21 11 DBREAKMOD

Eds 14 8 21 8 1

Egs 13 8 24 8 1

Esg 24 10 24 8 1

Ebreak 11 7 17 18 58.4

Evto 20 24 18 8 1

Ipos 8 17 1

Ldkelvin 3 23 1e-9

Ldrain 6 21 2e-10

Lgate 1 9 5e-9

Lskelvin 2 7 5e-9

Lsource1 4 22 6e-9

Lsource2 5 25 6e-9

Mos 16 24 8 8 MOSMOD

Rbreak 17 18 RBREAKMOD 1

Rdrain 21 16 RSOURCEMOD 2.74e-3

Rgate 9 20 1.2

Rkdrain 23 21 0.33e-3

Rksource1 7 22 1.6e-3

Rksource2 7 25 1.6e-3

Rin 24 8 1e+9

Rsource 8 7 RSOURCEMOD 1.2e-3

Rvto 18 19 RVTONEGMOD 1

S1a 24 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 24 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 88 19 DC 1

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.48 VOFF=-0.48)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.48 VOFF=-2.48)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.25 VOFF=-2.75)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.75 VOFF=-2.25)

.MODEL DBODYMOD D (IS=2.23e-12 RS=2.5e-3 TRS1=2.5e-3 CJO=7.55e-9 TT=4e-8)

.MODEL DBREAKMOD D (RS=8e-2 TRS1=2.5e-3)

.MODEL DPLCAPMOD D (IS=1e-030 N=10 CJO=2.14e-9)


.MODEL RBREAKMOD RES (TC1=9.5e-4 TC2=-1.17e-6)

.MODEL RSOURCEMOD RES (TC1=5.2e-3 TC2=1.37e-5)

.MODEL RVTONEGMOD RES (TC1=-3.78e-3 TC2=-7.5e-7)

.MODEL MOSMOD NMOS (VTO=3.48 N=10 IS=1e-030 KP=78.5 TOX=1 L=1u W=1u)

.ENDS



POWER MOSFETS

5

P-CHANNEL POWER MOSFETS

DATA SHEETS	PAGE
2N6804	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-3
2N6849	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-8
2N6851	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-13
2N6895	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-18
2N6896	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-22
2N6897	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-26
2N6898	P-Channel Enhancement-Mode Power MOS Field-Effect Transistors 5-30
IRF9130, IRF9131, IRF9132, IRF9133	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-34
IRF9140, IRF9141, IRF9142, IRF9143	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-39
IRF9150, IRF9151	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-44
IRF9230, IRF9231, IRF9232, IRF9233	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-50
IRF9240, IRF9241, IRF9242, IRF9243	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-55
IRF9510, IRF9511, IRF9512, IRF9513	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-60
IRF9520, IRF9521, IRF9522, IRF9523	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-65
IRF9530, IRF9531, IRF9532, IRF9533	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-70
IRF9540, IRF9541, IRF9542, IRF9543	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-75
IRF9620, IRF9621, IRF9622, IRF9623	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-80
IRF9630, IRF9631, IRF9632, IRF9633	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-85
IRF9640, IRF9641, IRF9642, IRF9643	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-90
IRFD9110, IRFD9113	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-95
IRFD9120, IRFD9123	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-100
IRFD9220, IRFD9223	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-105
IRFF9120, IRFF9121, IRFF9122, IRFF9123	Avalanche-Energy-Rated P-Channel Power MOSFETs 5-110

P-CHANNEL POWER MOSFETs (Continued)

DATA SHEETS	PAGE
IRFF9130, IRFF9131, IRFF9132, IRFF9133	Avalanche Energy-Rated P-Channel Power MOSFETs 5-115
IRFF9220, IRFF9221, IRFF9222, IRFF9223	Avalanche Energy-Rated P-Channel Power MOSFETs 5-120
IRFF9230, IRFF9231, IRFF9232, IRFF9233	Avalanche Energy-Rated P-Channel Power MOSFETs 5-125
IRFP9140R/P9141R, IRFP9142R/P9143R	Avalanche Energy-Rated P-Channel Power MOSFETs 5-130
IRFP9150, IRFP9151	Avalanche Energy-Rated P-Channel Power MOSFETs 5-135
IRFP9240R/P9241R, IRFP9242R/P9243R	Avalanche Energy-Rated P-Channel Power MOSFETs 5-140
RFL1P08, RFL1P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-145
RFP2P08, RFP2P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-149
RFM5P12, RFM5P15, RFP5P12, RFP5P15	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-153
RFM6P08, RFM6P10, RFP6P08, RFP6P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-157
RFD8P05/05SM, RFP8P05	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-161 (MegaFETs)
RFM8P08, RFM8P10, RFP8P08, RFP8P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-166
RFM10P12/M10P15, RFP10P12/P10P15	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-170
RFM12P08/M12P10, RFP12P08/P12P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-174
RFD15P05/05SM, RFP15P05	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-178 (MegaFETs)
RFH25P08/H25P10, RFK25P08/K25P10	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-183
RFG30P05, RFP30P05	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-187 (MegaFETs)
RFG30P06, RFP30P06	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-192 (MegaFETs)
RFG60P05E, RFG60P06E	P-Channel Enhancement-Mode Power Field-Effect Transistors 5-197 (MegaFETs)

Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

Features


- -11A, -100V
- $r_{DS(on)} = 0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The 2N6804 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6804 is supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified


	2N6804	UNITS
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	-11*	A
$T_C = +100^\circ\text{C}$	-7.0*	A
Pulsed Drain Current (Note 2)	-50*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	75*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.6*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3)	500	mJ
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

NOTES:

*JEDEC registered values

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
2. Repetitive Rating: Pulse width limited by maximum junction temperature, See Transient Thermal Impedance Curve (Figure 5).
3. $V_{DD} = 25\text{V}$, Starting $T_J = 25^\circ\text{C}$, $L = 6.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 11\text{A}$, (See Figure 15 and 16).


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV_{DSS} Drain-Source Breakdown Voltage	-100*	—	—	V	$V_{GS} = 0V, I_D = 1.0mA$	
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
I_{GSS} Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$	
I_{GSS} Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$	
I_{DSS} Zero Gate Voltage Drain Current	—	—	-0.25*	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
	—	—	-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$	
$V_{DS(on)}$ On-State Drain Current ①	-11*	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, V_{GS} = -10V$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ①	—	—	0.30	Ω	$V_{GS} = -10V, I_D = -6.5A$	
g_{fs} Forward Transconductance ①	2.0	3.7	—	S(Ω)	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, I_D = -6.5A$	
C_{iss} Input Capacitance	400	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0 \text{ MHz}$	
C_{oss} Output Capacitance	100	300	—	pF	See Fig. 10	
C_{rss} Reverse Transfer Capacitance	50	100	—	pF		
$t_{d(on)}$ Turn-On Delay Time	—	30	60	ns	$V_{DD} = -35V, I_D = -7.0A, Z_o = 50\Omega$	
t_r Rise Time	—	70	140	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t_f Fall Time	—	70	140	ns		
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8 \text{ Max. Rating.}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs} Gate-Source Charge	—	13	23	nC		
Q_{gd} Gate-Drain ("Miller") Charge	—	12	22	nC		
L_D Internal Drain Inductance	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
L_S Internal Source Inductance	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	1.67*	$^\circ\text{C/W}$	
$R_{\theta CS}$ Case-to-Sink	—	0.1	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{\theta JA}$ Junction-to-Ambient	—	—	30	$^\circ\text{C/W}$	Typical socket mount

Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	—	—	-11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
I_{SM} Pulse Source Current (Body Diode) ②	—	—	-50	A	
V_{SD} Diode Forward Voltage ①	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -11A, V_{GS} = 0V$
t_{rr} Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -11A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	—	1.8	—	μC	$T_J = 25^\circ\text{C}, I_F = -11A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

*JEDEC Registered Value

- ① Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- ② Repetitive Rating: Pulse width limited by max. junction temperature, See Transient Thermal impedance Curve (Fig. 5).
- ③ $V_{DD} = 25V$, Starting $T_J = 25^\circ\text{C}$, $L = 6.2 \text{ mH}$, $H_p = 25\Omega$, Peak $I_L = 11 \text{ A}$, (See Fig. 15 and 16).




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical saturation characteristic.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

5
P-CHANNEL
POWER MOSFETS




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5
P-CHANNEL
POWER MOSFETS

Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

Features

- -6.5A, -100V
- $r_{DS(on)} = 0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The 2N6849 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6849 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified


	2N6849	UNITS
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	-6.5*	A
$T_C = +100^\circ\text{C}$	-4.1*	A
Pulsed Drain Current (Note 2)	-25*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.2*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3)	500	mJ
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	$^\circ\text{C}$

NOTES:

*JEDEC registered values

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. Repetitive Rating: Pulse width limited by maximum junction temperature, See Transient Thermal Impedance Curve (Figure 5)
3. $V_{DS} = 25\text{V}$, Starting $T_J = 25^\circ\text{C}$, $L = 17.25\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5\text{A}$, (See Figure 15 and 16)

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)


Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV_{DSS}	-100*	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$	
$V_{GS(th)}$	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
I_{GSS}	—	—	-100	nA	$V_{GS} = -20V$	
I_{GSS}	—	—	100	nA	$V_{GS} = 20V$	
I_{DSS}	—	—	-0.25*	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
			-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$	
$V_{DS(on)}$	—	—	-2.1	V	$V_{DS} > I_{D(on)}R_{DS(on)}^{max.}, V_{GS} = -10V, I_D = 6.5A$	
$R_{DS(on)}$	—	—	0.30*	Ω	$V_{GS} = -10V, I_D = -4.1A$	
g_{fs}	2.5	3.5	7.5	S(D)	$V_{DS} = -5V, I_{D(on)} \times R_{DS(on)}^{max.}, I_D = -4.1A$	
C_{iss}	—	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{ MHz}$	
C_{oss}	—	300	—	pF	See Fig. 10	
C_{rss}	—	100	—	pF		
$t_{d(on)}$	—	30	60	ns	$V_{DD} = -42V, I_D = -4.1A, Z_0 = 50\Omega$	
t_r	—	70	140	ns	See Fig. 17	
$t_{d(off)}$	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t_f	—	70	140	ns		
Q_g	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8V \text{ Max. Rating.}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs}	—	13	23	nC		
Q_{gd}	—	12	22	nC		
L_D	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L_S	—	15	—	nH	Measured from the source lead, 5 mm (0.2 in.) from header to source bonding pad.	

5
P-CHANNEL
POWER MOSFETS

Thermal Resistance

$R\theta_{JC}$	Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R\theta_{JA}$	Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Typical socket mount

Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	—	—	-6.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
I_{SM}	—	—	-25	A	
V_{SD}	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$
t_{rr}	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -6.5A, di_F/dt = 100\text{ A}/\mu\text{s}$
Q_{RR}	—	1.8	—	μC	$T_J = 25^\circ\text{C}, I_F = -6.5A, di_F/dt = 100\text{ A}/\mu\text{s}$
t_{on}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

* JEDEC Registered Value

① Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

② Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

③ $V_{DD} = 25V$, starting $T_J = 25^\circ\text{C}$, $L = 17.25\text{ mH}$,
 $R_G = 25\Omega$, Peak $I_L = 6.5A$. (See Fig. 15 and 16)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration









Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage

Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

Features


- -4.0A, -200V
- $r_{DS(on)} = 0.80\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The 2N6851 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6851 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6851	UNITS
Drain-Source Voltage	-200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	-4.0*	A
$T_C = +100^\circ\text{C}$	-2.4*	A
Pulsed Drain Current (Note 2)	-20*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.2*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3)	500	mJ
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	$^\circ\text{C}$


NOTES:

*JEDEC registered values

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
2. Repetitive Rating: Pulse width limited by maximum junction temperature, See Transient Thermal Impedance Curve (Figure 5).
3. $V_{DD} = 50\text{V}$, Starting $T_J = 25^\circ\text{C}$, $L = 46.9\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4.0\text{A}$, (See Figure 15 and 16).

2N6851


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV_{DSS} Drain-Source Breakdown Voltage	-200*	—	—	V	$V_{GS} = 0V, I_D = 1.0mA$	
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
I_{GSS} Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$	
I_{GSS} Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$	
I_{DSS} Zero Gate Voltage Drain Current	—	—	-0.25*	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
	—	—	-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$	
$V_{DS(on)}$ On-State Drain Voltage ①	—	—	-3.3	V	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, V_{GS} = -10V, I_D = -4.0A$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	—	—	0.80*	Ω	$V_{GS} = -10V, I_D = -2.4A$	
g_{fs} Forward Transconductance ③	2.2	3.5	-6.6	S(V)	$V_{DS} = -5V \times R_{DS(on)} \text{ max.}, I_D = -2.4A$	
C_{iss} Input Capacitance	400	550	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0 \text{ MHz}$	
C_{oss}^* Output Capacitance	50	170	—	pF	See Fig. 10	
C_{rss} Reverse Transfer Capacitance	40	50	—	pF		
$t_{d(on)}$ Turn-On Delay Time	—	30	50	ns	$V_{DD} = -95V, I_D = -2.4A, Z_0 = 50\Omega$	
t_r Rise Time	—	50	100	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	—	50	80	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t_f Fall Time	—	40	80	ns		
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	—	31	45	nC	$V_{GS} = -15V, I_D = -8.0A, V_{DS} = 0.8 \text{ Max. Rating}$. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs} Gate-Source Charge	—	18	23	nC		
Q_{gd} Gate-Drain ("Miller") Charge	—	13	22	nC		
L_D Internal Drain Inductance	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L_S Internal Source Inductance	—	15	—	nH	Measured from the source lead, 5 mm (0.2 in.) from header to source bonding pad.	

Thermal Resistance

$R\theta_{JC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R\theta_{JA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Typical socket mount

Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	—	—	-4.0*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
I_{SM} Pulse Source Current (Body Diode) ②	—	—	-20	A	
V_{SD} Diode Forward Voltage ①	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -4.0A, V_{GS} = 0V$
t_{rr} Reverse Recovery Time	—	—	400	ns	$T_J = 25^\circ\text{C}, I_F = -4.0A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	—	2.6	—	μC	$T_J = 25^\circ\text{C}, I_F = -4.0A, dI_F/dt = -100 \text{ A}/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

*JEDEC Registered Value

① Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

② Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

③ $V_{DD} = 50V$, starting $T_J = 25^\circ\text{C}$, $L = 46.9 \text{ mH}$,

$R_G = 25\Omega$, Peak $I_L = 4.0A$. (See Fig. 15 and 16)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




92CS-43316

Fig. 12 - Typical On-Resistance Vs. Drain Current



92CS-43317

Fig. 13 - Maximum Drain Current Vs. Case Temperature



92CS-43300

Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

5
P-CHANNEL
POWER MOSFETS

P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features

- -1.16A, -100V
- $r_{DS(on)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6895 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6895 is supplied in the JEDEC TO-205AF metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6895	UNITS
Drain-Source Voltage	V_{DSS} -100*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} -100*	V
Continuous Drain Current		
RMS Continuous	I_D -1.16*	A
Pulsed Drain Current	I_{DM} -5*	A
Gate-Source Voltage	V_{GS} $\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D 8.33*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.0667*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 260	$^\circ\text{C}$
(At distances $\geq 1/8"$ (3.17mm) from seating plane for 10s max)		

*JEDEC registered values

ELECTRICAL CHARACTERISTICS at Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1 \text{ mA}, V_{GS} = 0$	-100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V
* Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = -80 \text{ V}$	—	1	μA
* Gate-Source Leakage Current	I_{GSS} $T_c = 125^\circ\text{C}, V_{DS} = -80 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 0.74 \text{ A}, V_{GS} = -10 \text{ V}$	—	2.7	V
	$I_D = 1.16 \text{ A}, V_{GS} = -10 \text{ V}$	—	6	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 0.74 \text{ A}, V_{GS} = -10 \text{ V}$	—	3.65	Ω
	$T_c = 125^\circ\text{C}, I_D = 0.74 \text{ A}, V_{GS} = 10 \text{ V}$	—	5.66	
* Forward Transconductance	g_{fs}^a $V_{DS} = -10 \text{ V}, I_D = 0.74 \text{ A}$	200	800	mho
* Input Capacitance	C_{iss} $V_{DS} = -25 \text{ V}$	40	150	pF
* Output Capacitance	C_{oss} $V_{GS} = 0 \text{ V}$	20	80	
* Reverse Transfer Capacitance	C_{rss} $f = 1 \text{ MHz}$	7.5	30	
* Turn-On Delay Time	$t_d(on)$ $V_{DS} = -50 \text{ V}$	—	25	ns
* Rise Time	t_r $I_D = 0.74 \text{ A}$	—	45	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	45	
* Fall Time	t_f $V_{GS} = -10 \text{ V}$	—	50	
* Thermal Resistance Junction-to-Case	$R_{\theta JC}$	—	15	$^\circ\text{C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V_{SD}^a $I_{SD} = 1.16 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	t_{rr} $I_F = 4 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$	—	340	ns

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%






Fig. 1 - Maximum operating areas.




92CS-40721

Fig. 2 - Power dissipation vs. temperature derating curve.




92CS-40723

Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




92CS-40722

Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




92CS-37587

Fig. 5 - Typical transfer characteristics.



92CS-37590

Fig. 6 - Typical drain-to-source on resistance as a function of drain current.



92CS-37591

Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.

P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- -6A, -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6896 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The 2N6896 is supplied in the JEDEC TO-204AA metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6896	UNITS
Drain-Source Voltage	V_{DS}	
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	V_{DGR}	
Drain-Gate Voltage	-100*	V
Continuous Drain Current	I_D	
RMS Continuous	-6*	A
Pulsed Drain Current	I_{DM}	
Pulsed Drain Current	-20*	A
Gate-Source Voltage	V_{GS}	
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation	P_D	
$T_C = +25^\circ\text{C}$	60*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.48*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L	
Maximum Lead Temperature for Soldering	260	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

*JEDEC registered values

ELECTRICAL CHARACTERISTICS at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}, V_{GS} = 0$		V
* Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$		V
* Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -80 \text{ V}$		μA
		$T_c = 125^\circ \text{ C}, V_{DS} = -80 \text{ V}$		
* Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$		nA
* Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 3.8 \text{ A}, V_{GS} = -10 \text{ V}$		V
		$I_D = 6 \text{ A}, V_{GS} = -10 \text{ V}$		
* Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 3.8 \text{ A}, V_{GS} = -10 \text{ V}$		Ω
		$T_c = 125^\circ \text{ C}, I_D = 3.8 \text{ A}, V_{GS} = 10 \text{ V}$		
* Forward Transconductance	g_{fs}^a	$V_{DS} = -10 \text{ V}, I_D = 3.8 \text{ A}$		mho
* Input Capacitance	C_{iss}	$V_{DS} = -25 \text{ V}$		pF
* Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$		
* Reverse Transfer Capacitance	C_{riss}	$f = 0.1 \text{ MHz}$		
* Turn-On Delay Time	$t_d(on)$	$V_{DS} = -50 \text{ V}$		ns
* Rise Time	t_r	$I_D = 3.8 \text{ A}$		
* Turn-Off Delay Time	$t_d(off)$	$R_{gen} = R_{gs} = 15 \Omega$		
* Fall Time	t_f	$V_{GS} = -10 \text{ V}$		
* Thermal Resistance Junction-to-Case	$R_{\theta JC}$			$^\circ \text{ C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V_{SD}^a	$I_{SD} = 12 \text{ A}$		V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$		ns

*In accordance with JEDEC registration data.
 a Pulsed: Pulse duration = 300 μs max., duty cycle = 2%




Fig. 1 - Maximum safe operating areas.

5
P-CHANNEL
POWER MOSFETS




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.

2N6896




Fig. 8 - Typical forward transconductance as a function of drain current.

P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- -12A, -100V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6897 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This device can be operated directly from an integrated circuit.


The 2N6897 is supplied in the JEDEC TO-204AA metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6897	UNITS
Drain-Source Voltage	V_{DS}	-100*
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	V_{DGR}	-100*
Continuous Drain Current	I_D	-12*
RMS Continuous	I_{DM}	-30*
Pulsed Drain Current	V_{GS}	$\pm 20^*$
Gate-Source Voltage		
Maximum Power Dissipation	P_D	100*
$T_C = +25^\circ\text{C}$		0.8*
Above $T_C = +25^\circ\text{C}$, Derate Linearly	T_J, T_{STG}	-55 to +150*
Operating and Storage Junction Temperature Range	T_L	260*
Maximum Lead Temperature for Soldering		
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

*JEDEC registered values

ELECTRICAL CHARACTERISTICS at Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1 \text{ mA}, V_{GS} = 0$	-100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V
* Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = -80 \text{ V}$ $T_C = 125^\circ \text{ C}, V_{DS} = -80 \text{ V}$	—	1	μA
* Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 7.6 \text{ A}, V_{GS} = -10 \text{ V}$ $I_D = 12 \text{ A}, V_{GS} = -10 \text{ V}$	—	2.28 -4.8	V
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 7.6 \text{ A}, V_{GS} = -10 \text{ V}$ $T_C = 125^\circ \text{ C}, I_D = 7.6 \text{ A}, V_{GS} = 10 \text{ V}$	—	0.3 0.465	Ω
* Forward Transconductance	g_{fs}^a $V_{DS} = -10 \text{ V}, I_D = 7.6 \text{ A}$	2	8	mho
* Input Capacitance	C_{iss} $V_{DS} = -25 \text{ V}$	400	1500	pF
* Output Capacitance	C_{oss} $V_{GS} = 0 \text{ V}$	200	700	
* Reverse Transfer Capacitance	C_{rss} $f = 0.1 \text{ MHz}$	60	240	
* Turn-On Delay Time	$t_d(on)$ $V_{DS} = -50 \text{ V}$	—	60	ns
* Rise Time	t_r $I_D = 7.6 \text{ A}$	—	175	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	275	
* Fall Time	t_f $V_{GS} = -10 \text{ V}$	—	175	
* Thermal Resistance Junction-to-Case	$R_{\theta jc}$	—	1.25	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V_{SD}^a $I_{SD} = 12 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	t_{rr} $I_F = 4 \text{ A}, di_F/dt = 100 \text{ A}/\mu\text{s}$	—	500	ns

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.

August 1991

P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

Features


- -25A, -100V
- $r_{DS(on)} = 0.20\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6898 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This device can be operated directly from an integrated circuit.


The 2N6898 is supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6898	UNITS
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	-100*	V
Continuous Drain Current		
RMS Continuous	-25*	A
Pulsed Drain Current	-60*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	150*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	1.2*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	260*	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

*JEDEC registered values

ELECTRICAL CHARACTERISTICS at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV _{DSS} I _D = 1 mA, V _{GS} = 0	-100	—	V
* Gate Threshold Voltage	V _{GS(th)} V _{GS} = V _{DS} , I _D = 0.25 mA	-2	-4	V
* Zero Gate Voltage Drain Current	I _{DSS} V _{DS} = -80 V	—	1	μA
	T _c = 125° C, V _{DS} = -80 V	—	50	
* Gate-Source Leakage Current	I _{GSS} V _{GS} = ±20 V, V _{DS} = 0	—	100	nA
* Drain-Source On Voltage	V _{DS(on)} ^a I _D = 15.8 A, V _{GS} = -10 V	—	3.16	V
	I _D = 25 A, V _{GS} = -10 V	—	-6	
* Static Drain-Source On Resistance	r _{DS(on)} ^a I _D = 15.8 A, V _{GS} = -10 V	—	0.2	Ω
	T _c = 125° C, I _D = 15.8 A, V _{GS} = 10 V	—	0.24	
* Forward Transconductance	g _{fs} ^a V _{DS} = -10 V, I _D = 15.8 A	4	16	mho
* Input Capacitance	C _{iss} V _{DS} = -25 V	—	3000	pF
* Output Capacitance	C _{oss} V _{GS} = 0 V	—	1500	
* Reverse Transfer Capacitance	C _{rss} f = 0.1 MHz	—	500	
* Turn-On Delay Time	t _{d(on)} V _{DS} = -50 V	—	50	ns
* Rise Time	t _r I _D = 12.5 A	—	250	
* Turn-Off Delay Time	t _{d(off)} R _{gen} = R _{GS} = 50 Ω	—	400	
* Fall Time	t _f V _{GS} = -10 V	—	250	
* Thermal Resistance Junction-to-Case	R _{θJC}	—	0.83	° C/W

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V _{SD} ^a I _{SD} = 25 A	0.8	1.6	V
* Reverse Recovery Time	t _{rr} I _F = 4 A, dI _F /dt = 100 A/μs	—	750	ns

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%

5
P-CHANNEL
POWER MOSFETS




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

IRF9130, IRF9131 IRF9132, IRF9133

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features


- -10A and -12A, -60V and -100V
- $r_{DS(ON)} = 0.30\Omega$ and 0.40Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9130, IRF9131, IRF9132 and IRF9133 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRF9130	IRF9131	IRF9132	IRF9133	UNITS
Drain-Source Voltage (1)	V_{DS} -100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$	I_D -7.5	-7.5	-6.5	-6.5	A
Pulsed Drain Current (3)	I_{DM} -48	-48	-40	-40	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{AS} 500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 5.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 12\text{A}$ (See Figures 15 and 16)

Specifications IRF9130, IRF9131, IRF9132, IRF9133

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9130, IRF9132 IRF9131, IRF9133	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9130, IRF9131 IRF9132, IRF9133	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-12	-	-	A
			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9130, IRF9131 IRF9132, IRF9133	r _{DS(ON)}	$V_{GS} = -10V, I_D = -6.5A$	-	0.25	0.30	Ω
			-	0.30	0.40	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -6.5A$	2	3.7	-	S(Ω)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	500	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, Z_O = 50\Omega$	-	30	60	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	70	140	ns
Turn-Off Delay Time	t _{d(OFF)}		-	70	140	ns
Fall Time	t _f		-	70	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45	nC
Gate-Source Charge	Q _{gs}		-	13	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	12	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R _{θJC}		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	30	$^\circ\text{C/W}$

5

P-CHANNEL POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-48	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = -12A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 12A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = -12A, dI_F/dt = 100A/\mu s$	-	1.8	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 5.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 12A$ (See Figures 15 and 16)

IRF9130, IRF9131, IRF9132, IRF9133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area






Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




92CS-43293

Fig. 6 - Typical Transconductance Vs. Drain Current




92CS-43270

Fig. 7 - Typical Source-Drain Diode Forward Voltage




92CS-43394

Fig. 8 - Breakdown Voltage Vs. Temperature




92CS-43303

Fig. 9 - Normalized On-Resistance Vs. Temperature



92CS-43296


Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage



92CS-43297


Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRF9130, IRF9131, IRF9132, IRF9133




92CS-43298

Fig. 12 - Typical On-Resistance Vs. Drain Current




92CS-43304

Fig. 13 - Maximum Drain Current Vs. Case Temperature




92CS-43305

Fig. 14 - Power Vs. Temperature Derating Curve




92CS-43278

Fig. 15 - Unclamped Inductive Test Circuit




92CS-43279

Fig. 16 - Unclamped Inductive Waveforms



92CS-43322

Fig. 17 - Switching Time Test Circuit



92CS-43323

Fig. 18 - Gate Charge Test Circuit

August 1991

Features


- -19A and -15A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$ and 0.30Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9140, IRF9141, IRF9142 and IRF9143 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRF9140	IRF9141	IRF9142	IRF9143	UNITS
Drain-Source Voltage (1)	V_{DS} -100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -19	-19	-15	-15	A
$T_C = 100^\circ\text{C}$	I_D -12	-12	-10	-10	A
Pulsed Drain Current (3)	I_{DM} -76	-76	-60	-60	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor	1	1	1	1	W/°C
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 960	960	960	960	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 4\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 19\text{A}$ (See Figures 15 and 16)

Specifications IRF9140, IRF9141, IRF9142, IRF9143

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9140, IRF9142 IRF9141, IRF9143	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9140, IRF9141 IRF9142, IRF9143	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-19	-	-	A
			-15	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9140, IRF9141 IRF9142, IRF9143	r _{DS(ON)}	V _{GS} = -10V, I _D = -10A	-	0.15	0.20	Ω
			-	0.22	0.30	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = -10A	5	7	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	1100	-	pF
Output Capacitance	C _{oSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	250	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 0.5 BV _{DSS} , I _D = -19A, R _G = 9.1Ω	-	16	20	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	65	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	47	70	ns
Fall Time	t _f		-	28	90	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -10V, I _D = -19A, V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit.	-	70	90	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	14	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	56	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R _{θJC}		-	-	1	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-76	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25°C, I _S = -19A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = 19A, dI _F /dt = 100A/μs	-	170	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = -19A, dI _F /dt = 100A/μs	-	0.8	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs,
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 4mH,
R_G = 25Ω, Peak I_L = 19A (See Figures 15
and 16)

IRF9140, IRF9141, IRF9142, IRF9143




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9140, IRF9141, IRF9142, IRF9143




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9140, IRF9141, IRF9142, IRF9143




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

Features

- -25A, -60V and -100V
- $r_{DS(ON)} = 0.150\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRF9150 and IRF9151 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The P-channel IRF9150 is an approximate electrical complement to the N-channel IRF9150.


The IRF types are supplied in the JEDEC TO-204AE metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = 25°C) Unless Otherwise Specified

	IRF9150	IRF9151	UNITS	
Drain-Source Voltage	V _{DS}	-100	-60	V
Continuous Drain Current				
T _C = 25°C	I _D	-25	-25	A
T _C = 100°C	I _D	-18	-18	A
Pulsed Drain Current	I _{DM}	-100	-100	A
Gate-Source Voltage	V _{GS}	±20	±20	V
Maximum Power Dissipation	P _D	150	150	W
(See Figure 18)				
Linear Derating Factor		1.2	1.2	W/°C
Single Pulse Avalanche Energy Rating (3)	E _{AS}	1300	1300	mJ
(See Figure 14)				
Avalanche Current (Repetitive or Nonrepetitive)	I _{AR}	-25	-25	A
Operating and Storage Junction Temperature Range	T _J , T _{STG}	-55 to +150	-55 to +150	°C
Maximum Lead Temperature for Soldering	T _L	300	300	°C
(0.063" (1.6mm) from case for 10s)				

NOTES:

1. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%


2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

3. V_{DD} = 25V, Start T_J = +25°C, L = 3.2mhy, R_G = 25Ω, Peak I_L = 19A (See Figures 14 and 15)

Specifications IRF9150, IRF9151

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9150 IRF9151	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 1)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	-25	-	-	A
Static Drain-Source On-State Resistance (Note 1)	r _{DS(ON)}	$V_{GS} = -10\text{V}, I_D = -10\text{A}$	-	0.09	0.15	Ω
Forward Transconductance (Note 1)	g _{fs}	$V_{DS} = -10\text{V}, I_D = -12.5\text{A}$	4	10	-	S
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1.0\text{MHz}$	-	2400	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	850	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	400	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = -50\text{V}, I_D = -25\text{A}, R_G = 6.8\Omega, R_D = 2\Omega$. See Figures 16 and 17. (MOSFET switching times are essentially independent of operating temperature.)	-	16	24	ns
Rise Time	t _r		-	110	160	ns
Turn-Off Delay Time	t _{d(OFF)}		-	65	100	ns
Fall Time	t _f		-	46	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = -10\text{V}, I_D = -25\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figures 11 & 19 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	120
Gate-Source Charge	Q _{gs}		-	14	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	42	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	13	-	nH
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free Air Operation	-	-	30	$^\circ\text{C/W}$



5
P-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-25	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-100	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = 25\text{A}, V_{GS} = 0\text{V}$	-	0.9	1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 25\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	150	300	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 25\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	0.3	0.7	1.5	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. 2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5). 3. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 3.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 25\text{A}$ (See Figures 14 and 15)

IRF9150, IRF9151




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance.

IRF9150, IRF9151




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Normalized breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to source voltage.




Fig. 11 - Typical gate charge vs. gate-to source voltage.

IRF9150, IRF9151




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Switching time waveforms.

IRF9150, IRF9151




Fig. 18 - Power vs. temperature derating curve.




Fig. 19 - Gate charge test circuit.



IRF9230, IRF9231 IRF9232, IRF9233

Avalanche Energy Rated P-Channel Power MOSFETs

August 1991

Features


- -5.5A and -6.5A, -150V and -200V
- $r_{DS(ON)} = 0.80\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9230, IRF9231, IRF9232 and IRF9233 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRF9230	IRF9231	IRF9232	IRF9233	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -6.5	-6.5	-5.5	-5.5	A
$T_C = 100^\circ\text{C}$	I_D -4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3)	I_{DM} -26	-26	-22	-22	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{AS} 500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 17.75\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5\text{A}$ (See Figures 15 and 16)

Specifications IRF9230, IRF9231, IRF9232, IRF9233

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF9230, IRF9232 IRF9231, IRF9233	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-200 -150	-	-	V V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA	
On-State Drain Current (Note 2) IRF9230, IRF9231 IRF9232, IRF9233	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6.5	-	-	A	
			-5.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF9230, IRF9231 IRF9232, IRF9233	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -3.5A$	-	0.5	0.8	Ω	
			-	0.8	1.2	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -3.5A$	2.2	3.5	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	550	-	pF	
Output Capacitance	C_{OSS}		-	170	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	50	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, R_G = 50\Omega$	-	30	50	ns
Rise Time	t_r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns	
Fall Time	t_f		-	40	80	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g		$V_{GS} = -15V, I_D = -6.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	31	45	nC
Gate-Source Charge	Q_{gs}	-		18	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}	-		13	-	nC	
Internal Drain Inductance	L_D	Measured between contact screw on header that is closer to source & gate pins & center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L_S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.			-	12.5	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$	
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	30	$^\circ\text{C/W}$	

5
P-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-26	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	400	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	2.6	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 17.75\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5A$ (See Figures 15 and 16)

IRF9230, IRF9231, IRF9232, IRF9233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9230, IRF9231, IRF9232, IRF9233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9230, IRF9231, IRF9232, IRF9233




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

IRF9240, IRF9241 IRF9242, IRF9243

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features


- -9A and -11A, -150V and -200V
- $r_{DS(ON)} = 0.50\Omega$ and 0.7Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9240, IRF9241, IRF9242 and IRF9243 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRF9240	IRF9241	IRF9242	IRF9243	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -11	-11	-9	-9	A
$T_C = 100^\circ\text{C}$	I_D -7	-7	-6	-6	A
Pulsed Drain Current (3)	I_{DM} -44	-44	-36	-36	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{AS} 790	790	790	790	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 9.8\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 11\text{A}$
(See Figures 15 and 16)

Specifications IRF9240, IRF9241, IRF9242, IRF9243

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9240, IRF9242 IRF9241, IRF9243	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9240, IRF9241 IRF9242, IRF9243	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-11	-	-	A
			-9	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9240, IRF9241 IRF9242, IRF9243	r _{DS(ON)}	V _{GS} = 10V, I _D = -6A	-	0.35	0.5	Ω
			-	0.55	0.7	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = -6A	4	6	-	S(Ω)
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	1100	-	pF
Output Capacitance	C _{oSS}	See Figure 10	-	375	-	pF
Reverse Transfer Capacitance	C _{rSS}		-	150	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 100 BV _{DSS} , I _D = -11A, R _G = 9.1Ω	-	18	22	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	45	68	ns
Turn-Off Delay Time	t _{d(OFF)}		-	75	90	ns
Fall Time	t _f		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -15V, I _D = -11A, V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit.	-	70	90	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	55	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	15	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R _{θJC}		-	-	1	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-11	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-44	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25°C, I _S = -11A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = -11A, dI _F /dt = 100A/μs	-	270	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = -11A, dI _F /dt = 100A/μs	-	2	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 9.8mH, R_G = 25Ω, Peak I_L = 11A (See Figures 15 and 16)

IRF9240, IRF9241, IRF9242, IRF9243




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9240, IRF9241, IRF9242, IRF9243




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9240, IRF9241, IRF9242, IRF9243




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5
P-CHANNEL
POWER MOSFETS

IRF9510, IRF9511 IRF9512, IRF9513

Avalanche Energy Rated
P-Channel Power MOSFETS

August 1991

Features

- -2.5A and -3.0A, -60V and -100V
- $r_{DS(ON)} = 1.2\Omega$ and 1.6Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRF9510, IRF9511, IRF9512 and IRF9513 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9510	IRF9511	IRF9512	IRF9513	UNITS
Drain-Source Voltage (1)	V_{DS} -100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -3.0	-3.0	-2.5	-2.5	A
$T_C = 100^\circ\text{C}$	I_D -2.0	-2.0	-1.5	-1.5	A
Pulsed Drain Current (3)	I_{DM} -12	-12	-10	-10	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 20	20	20	20	W
(See Figure 14)					
Linear Derating Factor	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 190	190	190	190	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 31.7\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 3.0\text{A}$ (See Figures 15 and 16)

Specifications IRF9510, IRF9511, IRF9512, IRF9513

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9510, IRF9512 IRF9511, IRF9513	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9510, IRF9511 IRF9512, IRF9513	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-3.0	-	-	A
			-2.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9510, IRF9511 IRF9512, IRF9513	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -1.5A$	-	1.0	1.2	Ω
			-	1.2	1.6	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -1.5A$	0.8	1.1	-	S(?)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	180	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	85	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	30	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = -50 BV_{DSS}, I_D = -3.0A, R_G = 50\Omega$	-	15	30	ns
Rise Time	t_r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	20	40	ns
Fall Time	t_f		-	20	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -15V, I_D = -3A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	8.5	11	nC
Gate-Source Charge	Q_{gs}		-	3.8	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	4.7	-	nC
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	6.4	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$

5
P-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics


Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-3.0	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-12	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -3.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -3.0A, dI_F/dt = 100A/\mu s$	-	120	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -3.0A, dI_F/dt = 100A/\mu s$	-	6.0	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)


4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 31.7\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 3.0A$ (See Figures 15 and 16)

IRF9510, IRF9511, IRF9512, IRF9513




92CS-43263

Fig. 1 - Typical Output Characteristics




92CS-43264

Fig. 2 - Typical Transfer Characteristics




92CS-43265

Fig. 3 - Typical saturation characteristic.



92CS-43266

Fig. 4 - Maximum safe operating area.



92CM-43267

Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9510, IRF9511, IRF9512, IRF9513




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.





Fig. 11 - Typical gate charge vs. gate-to-source voltage.


5
P-CHANNEL
POWER MOSFETS

IRF9510, IRF9511, IRF9512, IRF9513




92CS-43275

Fig. 12 - Typical on-resistance vs. drain current.




92CS-43276

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43277

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43280

Fig. 17 - Switching time test circuit.



92CS-43281

Fig. 18 - Gate charge test circuit.

August 1991

Features


- -5A and -6A, -60V and -100V
- $r_{DS(ON)} = 0.6\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9520, IRF9521, IRF9522 and IRF9523 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9520	IRF9521	IRF9522	IRF9523	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-60	-100	-60	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$	I_D	-6	-6	-5	-5	A
$T_C = 100^\circ\text{C}$	I_D	-4	-4	-3.5	-3.5	A
Pulsed Drain Current (3)	I_{DM}	-24	-24	-20	-20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	40	40	40	40	W
(See Figure 14)						
Linear Derating Factor		0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}	370	370	370	370	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 15.4\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.0\text{A}$
(See Figures 15 and 16)

Specifications IRF9520, IRF9521, IRF9522, IRF9523

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRF9520, IRF9522 IRF9521, IRF9523	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V	
			-60	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA	
On-State Drain Current (Note 2) IRF9520, IRF9521 IRF9522, IRF9523	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6	-	-	A	
			-5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRF9520, IRF9521 IRF9522, IRF9523	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -3.5A$	-	0.5	0.6	Ω	
			-	0.6	0.8	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -3.5A$	0.9	2	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	300	-	pF	
Output Capacitance	C _{OSS}	See Figure 10	-	200	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.0A, R_G = 50\Omega$	-	25	50	ns	
Rise Time	t_r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns	
Fall Time	t_f		-	50	100	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = -15V, I_D = -6A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC	
Gate-Source Charge	Q _{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC	
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die.	Modified MOSFET symbol showing the internal device inductances.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.		-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.		-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.12	$^\circ\text{C/W}$	
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$	
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	80	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-6.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-24	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = -6.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -6.0A, dI_F/dt = 100A/\mu s$	-	230	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = -6.0A, dI_F/dt = 100A/\mu s$	-	1.3	-	μC
Forward Turn-On Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 15.4\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.0A$ (See Figures 15 and 16)

IRF9520, IRF9521, IRF9522, IRF9523




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9520, IRF9521, IRF9522, IRF9523




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage. 92GS-44168




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9520, IRF9521, IRF9522, IRF9523




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

Features


- -10A and -12A, -60V and -100V
- $r_{DS(ON)} = 0.3\Omega$ and 0.4Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9530, IRF9531, IRF9532 and IRF9533 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9530	IRF9531	IRF9532	IRF9533	UNITS
Drain-Source Voltage (1)	V_{DS} -100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$	I_D -7.5	-7.5	-6.5	-6.5	A
Pulsed Drain Current (3)	I_{DM} -48	-48	-40	-40	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor	0.6	0.6	0.6	0.6	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 5.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 12\text{A}$ (See Figures 15 and 16)

Specifications IRF9530, IRF9531, IRF9532, IRF9533

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9530, IRF9532 IRF9531, IRF9533	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9530, IRF9531 IRF9532, IRF9533	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-12	-	-	A
			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9530, IRF9531 IRF9532, IRF9533	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -6.5A$	-	0.25	0.3	Ω
			-	0.3	0.4	Ω
			-	-	-	-
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 6.5A$	2.0	3.8	-	S(1)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	500	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	300	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -12A, R_G = 50\Omega$	-	30	60	ns
Rise Time	t_r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	70	140	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	70	140	ns
Fall Time	t_f		-	70	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -15V, I_D = -12A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45	nC
Gate-Source Charge	Q_{gs}		-	13	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	12	-	nC
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$

5
P-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-48	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -12A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -12A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -12A, dI_F/dt = 100A/\mu s$	-	1.8	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 5.2mH$, $R_G = 25\Omega$, Peak $I_L = 12A$ (See Figures 15 and 16)

IRF9530, IRF9531, IRF9532, IRF9533




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical saturation characteristic.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9530, IRF9531, IRF9532, IRF9533




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.





Fig. 11 - Typical gate charge vs. gate-to-source voltage.


5
P-CHANNEL
POWER MOSFETS

IRF9530, IRF9531, IRF9532, IRF9533




92CS-43298

Fig. 12 - Typical on-resistance vs. drain current.




92CS-43327

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43305

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43280

Fig. 17 - Switching time test circuit.



92CS-43281

Fig. 18 - Gate charge test circuit.

IRF9540, IRF9541 IRF9542, IRF9543

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features

- -15A and -19A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$ and 0.30Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRF9540, IRF9541, IRF9542 and IRF9543 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9540	IRF9541	IRF9542	IRF9543	UNITS
Drain-Source Voltage (1) V_{DS}	-100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1) V_{DGR}	-100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$ I_D	-19	-19	-15	-15	A
$T_C = 100^\circ\text{C}$ I_D	-12	-12	-10	-10	A
Pulsed Drain Current (3) I_{DM}	-76	-76	-60	-60	A
Gate-Source Voltage V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation P_D	125	125	125	125	W
(See Figure 14)					
Linear Derating Factor	1	1	1	1	W/°C
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4) E_{AS}	960	960	960	960	mJ
Operating and Storage Junction T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering T_L	300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 4\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 19\text{A}$
(See Figures 15 and 16)

Specifications IRF9540, IRF9541, IRF9542, IRF9543

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9540, IRF9542 IRF9541, IRF9543	BV _{DSS}	V _{GS} = 0V, I _D = -250 μ A	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250 μ A	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μ A
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125 $^\circ$ C	-	-	-1000	μ A
On-State Drain Current (Note 2) IRF9540, IRF9541 IRF9542, IRF9543	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-19	-	-	A
			-15	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9540, IRF9541 IRF9542, IRF9543	r _{DS(ON)}	V _{GS} = -10V, I _D = -10A	-	0.15	0.20	Ω
			-	0.22	0.30	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = -6A	5	7	-	S()
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	1100	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	550	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	250	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 0.5 BV _{DSS} , I _D = -19A, R _G = 9.1 Ω	-	16	20	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	65	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	47	70	ns
Fall Time	t _f		-	28	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -15V, I _D = -19A, V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit.	-	70	90	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	14	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	56	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.		-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}			-	-	-76	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25 $^\circ\text{C}$, I _S = -19A, V _{GS} = 0V	-	-	-1.5	V	
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ\text{C}$, I _F = 19A, dI _F /dt = 100A/ μ s	-	170	-	ns	
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ\text{C}$, I _F = 19A, dI _F /dt = 100A/ μ s	-	0.8	0	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES: 1. T_J = +25 $^\circ\text{C}$ to +150 $^\circ\text{C}$

2. Pulse Test: Pulse width \leq 300 μ s,
Duty Cycle \leq 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25 $^\circ\text{C}$, L = 4mH,
R_G = 25 Ω , Peak I_L = 19A (See Figures 15
and 16)

IRF9540, IRF9541, IRF9542, IRF9543




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

5
P-CHANNEL
POWER MOSFETS

IRF9540, IRF9541, IRF9542, IRF9543




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9540, IRF9541, IRF9542, IRF9543




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

5
P-CHANNEL
POWER MOSFETS

IRF9620, IRF9621 IRF9622, IRF9623

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features


- -3A and -3.5A, -150V and -200V
- $r_{DS(ON)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF9620, IRF9621, IRF9622 and IRF9623 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9620	IRF9621	IRF9622	IRF9623	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -3.5	-3.5	-3	-3	A
$T_C = 100^\circ\text{C}$	I_D -2	-2	-1.5	-1.5	A
Pulsed Drain Current (3)	I_{DM} -14	-14	-12	-12	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 40	40	40	40	W
(See Figure 14)					
Linear Derating Factor	0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 290	290	290	290	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 35.5\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 3.5\text{A}$ (See Figures 15 and 16)

Specifications IRF9620, IRF9621, IRF9622, IRF9623

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9620, IRF9622 IRF9621, IRF9623	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9620, IRF9621 IRF9622, IRF9623	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-3.5	-	-	A
			-3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9620, IRF9621 IRF9622, IRF9623	r _{DS(ON)}	$V_{GS} = -10V, I_D = -1.5A$	-	1.0	1.5	Ω
			-	1.5	2.4	Ω
Forward Transconductance (Note 2)	g _{ts}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 1.5A$	1	1.8	-	S(\bar{U})
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	350	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	100	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	30	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 0.5 BV_{DSS}, I_D = -3.5A, R_G = 50\Omega$	-	30	50	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	80	120	ns
Fall Time	t _f		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = -15V, I_D = -3.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC
Gate-Source Charge	Q _{gs}		-	9	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	3.12	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	80	$^\circ\text{C/W}$

5
P-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-3.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-14	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = -3.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = -3.5A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = -3.5A, dI_F/dt = 100A/\mu s$	-	1.9	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 35.5mH$, $R_G = 25\Omega$, Peak $I_L = 3.5A$ (See Figures 15 and 16)

IRF9620, IRF9621, IRF9622, IRF9623




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9620, IRF9621, IRF9622, IRF9623





Fig. 6 - Typical transconductance vs. drain current.



92GS-44169

Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

5
P-CHANNEL
POWER MOSFETS

IRF9620, IRF9621, IRF9622, IRF9623




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

IRF9630, IRF9631 IRF9632, IRF9633

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features

- -5.5A and -6.5A, -150V and -200V
- $r_{DS(ON)} = 0.8\Omega$ and 1.2Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRF9630, IRF9631, IRF9632 and IRF9633 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9630	IRF9631	IRF9632	IRF9633	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -6.5	-6.5	-5.5	-5.5	A
$T_C = 100^\circ\text{C}$	I_D -4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3)	I_{DM} -26	-26	-22	-22	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 75	75	75	75	W
(See Figure 14)					
Linear Derating Factor	0.6	0.6	0.6	0.6	W/°C
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{AS} 500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	°C
(0.063" (1.6mm) from case for 10s)					

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 17.55\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5\text{A}$ (See Figures 15 and 16)

Specifications IRF9630, IRF9631, IRF9632, IRF9633

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9630, IRF9632 IRF9631, IRF9633	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9630, IRF9631 IRF9632, IRF9633	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-6.5	-	-	A
			-5.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9630, IRF9631 IRF9632, IRF9633	r _{DS(ON)}	V _{GS} = -10V, I _D = -3.5A	-	0.5	0.8	Ω
			-	0.8	1.2	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 3.5A	2.2	3.5	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	550	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	170	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 0.5 BV _{DSS} , I _D = -6.5A, R _G = 50Ω	-	30	50	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns
Fall Time	t _f		-	40	80	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -15V, I _D = -6.5A, V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit.	-	31	45	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	18	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	13	-	nC
Internal Drain Inductance	L _D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	R _{θJC}		-	-	1.67	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	1.0	-	°C/W
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	80	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-26	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25°C, I _S = -6.5A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = -6.5A, dI _F /dt = 100A/μs	-	400	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = -6.5A, dI _F /dt = 100A/μs	-	2.6	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 17.75mH, R_G = 25Ω, Peak I_L = 6.5A (See Figures 15 and 16)

IRF9630, IRF9631, IRF9632, IRF9633




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9630, IRF9631, IRF9632, IRF9633




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9630, IRF9631, IRF9632, IRF9633




92CS-43316

Fig. 12 - Typical on-resistance vs. drain current.




92CS-44029

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43305

Fig. 14 - Power vs. temperature derating curve.




92CS-43278

Fig. 15 - Unclamped inductive test circuit.




92CS-43279

Fig. 16 - Unclamped inductive waveforms.



92CS-43280

Fig. 17 - Switching time test circuit.



92CS-43281

Fig. 18 - Gate charge test circuit.

IRF9640, IRF9641 IRF9642, IRF9643

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features

- -9A and -11A, -150V and -200V
- $r_{DS(ON)} = 0.5\Omega$ and 0.7Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRF9640, IRF9641, IRF9642 and IRF9643 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRF9640	IRF9641	IRF9642	IRF9643	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -11	-11	-9	-9	A
$T_C = 100^\circ\text{C}$	I_D -7	-7	-6	-6	A
Pulsed Drain Current (3)	I_{DM} -44	-44	-36	-36	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 125	125	125	125	W
(See Figure 14)					
Linear Derating Factor	1	1	1	1	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 790	790	790	790	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 9.8\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 11\text{A}$ (See Figures 15 and 16)

Specifications IRF9640, IRF9641, IRF9642, IRF9643

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF9640, IRF9642 IRF9641, IRF9643	BV_{DSS}	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRF9640, IRF9641 IRF9642, IRF9643	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10\text{V}$	-11	-	-	A
			-9	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF9640, IRF9641 IRF9642, IRF9643	$r_{DS(ON)}$	$V_{GS} = -10\text{V}, I_D = -6\text{A}$	-	0.35	0.5	Ω
			-	0.55	0.7	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -6\text{A}$	4	6	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1.0\text{MHz}$	-	1100	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	375	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	150	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -11\text{A}, R_G = 9.1\Omega$	-	18	22	ns
Rise Time	t_r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	45	68	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	75	90	ns
Fall Time	t_f		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -15\text{V}, I_D = -11\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	70	90	nC
Gate-Source Charge	Q_{GS}		-	55	-	nC
Gate-Drain ("Miller") Charge	Q_{GD}		-	15	-	nC
Internal Drain Inductance	L_D	Measured from the contact screw on tab to center of die.	-	3.5	-	nH
		Measured from the drain lead, 6mm (0.25") from pkg. to center of die.	-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from pkg. to source bonding pad.	-	7.5	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	1	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	1.0	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	80	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-11	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-44	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -11\text{A}, V_{GS} = 0\text{V}$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -11\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	300	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -11\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	1.9	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 9.8\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 11\text{A}$ (See Figures 15 and 16)

IRF9640, IRF9641, IRF9642, IRF9643




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9640, IRF9641, IRF9642, IRF9643




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRF9640, IRF9641, IRF9642, IRF9643




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

Features

- $-0.6A$ and $-0.7V$, $-60V$ and $-100V$
- $r_{DS(ON)} = 1.2\Omega$ and 1.6Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFD9110 and IRFD9113 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


Package

4-PIN DUAL-IN-LINE
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ C$) Unless Otherwise Specified

	IRFD9110	IRFD9113	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-60	V
Continuous Drain Current $T_C = 25^\circ C$	I_D	-0.7	-0.6	A
Pulsed Drain Current	I_{DM}	-3.0	-2.5	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation	P_D	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor		0.008	0.008	W/ $^\circ C$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (3)	E_{as}	190	190	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	300	300	$^\circ C$

NOTES:

1. $T_J = 25^\circ C$ to $150^\circ C$
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
3. $V_{DD} = 25V$, Start $T_J = +25^\circ C$, $L = 582mh$, $R_G = 25\Omega$, Peak $I_L = 0.7A$
(See Figures 14 and 15)

Specifications IRFD9110, IRFD9113

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9110 IRFD9113	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRFD9110 IRFD9113	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-0.7	-	-	A
			-0.6	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9110 IRFD9113	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -0.3A$	-	1.0	1.2	Ω
			-	1.2	1.6	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \leq 50V, I_D = -0.6A$	0.59	0.88	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	180	-	pF
Output Capacitance	C_{OSS}	See Figure 9	-	85	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	30	-	pF
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 0.5, I_D = 0.7A, R_G = 9.1\Omega$	-	15	30	ns
Rise Time	t_r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60	ns
Turn-Off Delay Time	$t_d(OFF)$		-	20	40	ns
Fall Time	t_f		-	20	40	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -10V, I_D = -0.7A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	11	15	nC
Gate-Source Charge	Q_{gs}		-	5.7	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	5.3	-	nC
Internal Drain Inductance	L_D	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	120	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-0.7	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-3.0	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -0.7A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -0.7A, dI_F/dt = 100A/\mu s$	-	120	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -0.7A, dI_F/dt = 100A/\mu s$	-	6.0	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 582\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 0.7A$
(See Figures 14 and 15)

IRFD9110, IRFD9113




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current





Fig. 6 - Typical Source-Drain Diode Forward Voltage


5
P-CHANNEL
POWER MOSFETS

IRFD9110, IRFD9113




92CS-43271

Fig. 7 - Breakdown Voltage Vs. Temperature




92CS-43283

Fig. 8 - Normalized On-Resistance Vs. Temperature




92CS-43273

Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




92CS-43284

Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage



92CS-43285

Fig. 11 - Typical On-Resistance Vs. Drain Current



92CS-43286

Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit

August 1991

Features

- -1.0A and -0.8V, -60V and -100V
- $r_{DS(ON)} = 0.6\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFD9120 and IRFD9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


Package

4-PIN DUAL-IN-LINE
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFD9120	IRFD9123	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-60	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$	I_D	-1.0	-0.8	A
Pulsed Drain Current (3)	I_{DM}	-8.0	-6.4	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation	P_D	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4)	E_{AS}	370	370	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				
Maximum Lead Temperature for Soldering	T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

NOTES:


1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 555\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 1.0\text{A}$ (See Figures 14 and 15)

Specifications IRFD9120, IRFD9123

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9120 IRFD9123	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRFD9120 IRFD9123	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-1.0	-	-	A
			-0.08	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9120 IRFD9123	r _{DS(ON)}	$V_{GS} = -10V, I_D = -0.8A$	-	0.5	0.6	Ω
			-	0.6	0.8	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \leq 50V, I_D = -0.8A$	0.8	1.2	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 9	-	300	-	pF
Output Capacitance	C _{OSS}		-	200	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 0.5, I_D = 1.0A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns
Rise Time	t _r		-	50	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns
Fall Time	t _f		-	50	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = -10V, I_D = -1.0A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	20
Gate-Source Charge	Q _{gs}		-	9	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	120	$^\circ\text{C/W}$

5
P-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-1.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-8.0	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = -1.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	150	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	0.9	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu s$,
 Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 555\text{mH}$,
 $R_G = 25\Omega$, Peak $I_L = 1.0A$ (See Figures 14 and 15)

IRFD9120, IRFD9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

IRFD9120, IRFD9123




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.

IRFD9120, IRFD9123




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.

August 1991

Features

- -0.45A and -0.6V , -150V and -200V
- $r_{DS(ON)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFD9220 and IRFD9223 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


Package

4-PIN DUAL-IN-LINE
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFD9220	IRFD9223	UNITS	
Drain-Source Voltage (1)	V_{DS}	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (1)	V_{DGR}	-200	-150	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$	I_D	-0.6	-0.45	A
Pulsed Drain Current (3)	I_{DM}	-4.8	-3.6	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation	P_D	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4)	E_{as}	290	290	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 1210\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 0.6\text{A}$ (See Figures 14 and 15)

Specifications IRFD9220, IRFD9223


Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9220 IRFD9223	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = -20V$	-	-	-500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRFD9220 IRFD9223	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-0.6	-	-	A
			-0.45	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9220 IRFD9223	r _{DS(ON)}	$V_{GS} = -10V, I_D = -0.3A$	-	1.0	1.5	Ω
			-	1.5	2.4	Ω
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \leq 50V, I_D = -0.3A$	0.6	1.0	-	S(V)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 9	-	350	-	pF
Output Capacitance	C _{OSS}	See Figure 9	-	100	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	30	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 0.5, I_D = 0.6A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	15	40	ns
Rise Time	t _r		-	25	50	ns
Turn-Off Delay Time	t _{d(OFF)}		-	80	120	ns
Fall Time	t _f		-	50	75	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = -10V, I_D = -0.6A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22
Gate-Source Charge	Q _{gs}		-	10	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	4	-	nC
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	120	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-0.6	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-4.8	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_C = +25^\circ\text{C}, I_S = -0.6A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = -0.6A, dI_F/dt = 100A/\mu s$	-	150	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = -0.6A, dI_F/dt = 100A/\mu s$	-	0.5	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-



NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
 2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 1210\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 0.6A$ (See Figures 14 and 15)

IRFD9220, IRFD9223




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

5
P-CHANNEL
POWER MOSFETS

IRFD9220, IRFD9223




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.






Fig. 13 - Power vs. temperature derating curve.




92CS-43278

Fig. 14 - Unclamped inductive test circuit.




92CS-43279

Fig. 15 - Unclamped inductive waveforms.



92CS-43280

Fig. 16 - Switching time test circuit.



92CS-43281

Fig. 17 - Gate charge test circuit.



HARRIS

IRFF9120, IRFF9121 IRFF9122, IRFF9123

**Avalanche Energy Rated
P-Channel Power MOSFETs**

August 1991

Features


- -3.5A and -4A, -60V and -100V
- $r_{DS(ON)} = 0.60\Omega$ and 0.80Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF9120, IRFF9121, IRFF9122 and IRFF9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRFF9120	IRFF9121	IRFF9122	IRFF9123	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-60	-100	-60	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$	I_D	-4	-4	-3.5	-3.5	A
Pulsed Drain Current (3)	I_{DM}	-16	-16	-14	-14	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	20	20	20	20	W
(See Figure 14)						
Linear Derating Factor		0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4)	E_{as}	370	370	370	370	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 34.7\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4.0\text{A}$
(See Figures 15 and 16)

Specifications IRFF9120, IRFF9121, IRFF9122, IRFF9123

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9120, IRFF9122 IRFF9121, IRFF9123	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100 -60	-	-	V V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-4	-	-	A	
			-3.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9120, IRFF9121 IRFF9122, IRFF9123	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -2A$	-	0.5	0.6	Ω	
			-	0.6	0.8	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -2A$	1.25	2	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	300	-	pF	
Output Capacitance	C_{OSS}		-	200	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	50	-	pF	
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -4A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns	
Rise Time	t_r		-	50	100	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns	
Fall Time	t_f		-	50	100	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -10V, I_D = -4A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC	
Gate-Source Charge	Q_{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	7	-	nC	
Internal Drain Inductance	L_D	Measured from the drain lead, 5mm (0.2") from header to center of die.		-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 5mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	6.25	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	175	$^\circ\text{C/W}$	

5
P-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-4	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-16	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -4A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 4A, dI_F/dt = 100A/\mu s$	-	230	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -4A, dI_F/dt = 100A/\mu s$	-	1.3	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 34.7\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4A$ (See Figures 15 and 16)

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.

92GS-44168




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF9120, IRFF9121, IRFF9122, IRFF9123




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

IRFF9130, IRFF9131 IRFF9132, IRFF9133

**Avalanche Energy Rated
P-Channel Power MOSFETs**

August 1991

Features


- -5.5A and -6.5A, -60V and -100V
- $r_{DS(ON)} = 0.30\Omega$ and 0.40Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF9130, IRFF9131, IRFF9132 and IRFF9133 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFF9130	IRFF9131	IRFF9132	IRFF9133	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-60	-100	-60	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$	I_D	-6.5	-6.5	-5.5	-5.5	A
Pulsed Drain Current (3)	I_{DM}	-26	-26	-22	-22	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	25	25	25	25	W
(See Figure 14)						
Linear Derating Factor		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4)	E_{as}	500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 17.75\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5\text{A}$ (See Figures 15 and 16)

Specifications IRFF9130, IRFF9131, IRFF9132, IRFF9133

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFF9130, IRFF9132 IRFF9131, IRFF9133	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
			-60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 2) IRFF9130, IRFF9131 IRFF9132, IRFF9133	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-6.5	-	-	A
			-5.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFF9130, IRFF9131 IRFF9132, IRFF9133	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -3A$	-	0.25	0.3	Ω
			-	0.3	0.4	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -3A$	2.5	3.5	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	500	-	pF
Output Capacitance	C_{OSS}		-	300	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 BV_{DSS}, I_D = -6.5A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	60	ns
Rise Time	t_r		-	70	140	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	70	140	ns
Fall Time	t_f		-	70	140	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -10V, I_D = -6.5A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	25	45	nC
Gate-Source Charge	Q_{gs}		-	13	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	12	-	nC
Internal Drain Inductance	L_D	Measured from the drain lead, 5mm (0.2") from header to center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 5mm (0.2") from header to source bonding pad.	-	15	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	5.0	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	175	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-6.5	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-26	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	300	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -6.5A, dI_F/dt = 100A/\mu s$	-	1.8	-	μC
Forward Turn-On Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 17.75\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5A$ (See Figures 15 and 16)

IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

IRFF9130, IRFF9131, IRFF9132, IRFF9133




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature




Fig. 14 - Power Vs. Temperature Derating Curve




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

5
P-CHANNEL
POWER MOSFETS



HARRIS

IRFF9220, IRFF9221 IRFF9222, IRFF9223

**Avalanche Energy Rated
P-Channel Power MOSFETs**

August 1991

Features


- -2A and -2.5A, -150V and -200V
- $r_{DS(ON)} = 1.50\Omega$ and 2.40Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF9220, IRFF9221, IRFF9222 and IRFF9223 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFF9220	IRFF9221	IRFF9222	IRFF9223	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -2.5	-2.5	-2.0	-2.0	A
Pulsed Drain Current (3)	I_{DM} -10	-10	-8	-8	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 20	20	20	20	W
(See Figure 14)					
Linear Derating Factor	0.16	0.16	0.16	0.16	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 290	290	290	290	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:


- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
- $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 69.6\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 2.5\text{A}$ (See Figures 15 and 16)

Specifications IRFF9220, IRFF9221, IRFF9222, IRFF9223

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9220, IRFF9222 IRFF9221, IRFF9223	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-200	-	-	V	
			-150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-100	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFF9220, IRFF9221 IRFF9222, IRFF9223	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-2.5	-	-	A	
			-2.0	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9220, IRFF9221 IRFF9222, IRFF9223	r _{DS(ON)}	V _{GS} = -10V, I _D = 1.5A	-	1.0	1.5	Ω	
			-	1.5	2.4	Ω	
Forward Transconductance (Note 2)	g _{ts}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, I _D = 1.5A	1	1.8	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz See Figure 10	-	350	-	pF	
Output Capacitance	C _{OSS}		-	100	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	30	-	pF	
Turn-On Delay Time	t _{d(ON)}		V _{DD} = 0.5 BV _{DSS} , I _D = -2.5A, R _G = 9.1Ω See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	15	40	ns
Rise Time	t _r		-	25	50	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	80	120	ns	
Fall Time	t _f		-	50	75	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -10V, I _D = -2.5V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	22	nC	
Gate-Source Charge	Q _{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 5mm (0.2") from header to center of die.	Modified MOSFET symbol showing the internal device inductances.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 5mm (0.2") from header to source bonding pad.		-	15	-	nH
Junction-to-Case	R _{θJC}		-	-	6.25	°C/W	
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	175	°C/W	

5
P-CHANNEL
POWER MOSFETS



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-2.5	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-10	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25°C, I _S = -2.5A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = -2.5A, dI _F /dt = 100A/μs	-	300	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = -2.5A, dI _F /dt = 100A/μs	-	1.9	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 69.6mH, R_G = 25Ω, Peak I_L = 2.5A (See Figures 15 and 16)

IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF9220, IRFF9221, IRFF9222, IRFF9223




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.



HARRIS

IRFF9230, IRFF9231 IRFF9232, IRFF9233

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features


- -3.5A and -4.0A, -150V and -200V
- $r_{DS(ON)} = 0.8\Omega$ and 1.20Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFF9230, IRFF9231, IRFF9232 and IRFF9233 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF types are supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRFF9230	IRFF9231	IRFF9232	IRFF9233	UNITS	
Drain-Source Voltage (1)	V_{DS}	-200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-200	-150	-200	-150	V
Continuous Drain Current						
$T_C = 25^\circ\text{C}$	I_D	-4.0	-4.0	-3.5	-3.5	A
Pulsed Drain Current (3)	I_{DM}	-16	-16	-14	-14	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	25	25	25	25	W
(See Figure 14)						
Linear Derating Factor		0.2	0.2	0.2	0.2	W/ $^\circ\text{C}$
(See Figure 14)						
Single Pulse Avalanche Energy Rating (4)	E_{as}	500	500	500	500	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 46.9\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4.0\text{A}$ (See Figures 15 and 16)

Specifications IRFF9230, IRFF9231, IRFF9232, IRFF9233

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFF9230, IRFF9232 IRFF9231, IRFF9233	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-200	-	-	V	
			-150	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA	
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFF9230, IRFF9231 IRFF9232, IRFF9233	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-4.0	-	-	A	
			-3.5	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFF9230, IRFF9231 IRFF9232, IRFF9233	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -2.0A$	-	0.5	0.8	Ω	
			-	0.8	1.2	Ω	
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = -2.0A$	2.2	3.5	-	S(Ω)	
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	550	-	pF	
Output Capacitance	C_{OSS}	See Figure 10	-	170	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	50	-	pF	
Turn-On Delay Time	$t_{d(ON)}$		$V_{DD} = 0.5 BV_{DSS}, I_D = -4.0A, R_G = 9.1\Omega$ See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	30	50	ns
Rise Time	t_r		-	50	100	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	50	100	ns	
Fall Time	t_f		-	40	80	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -10V, I_D = -4.0A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	31	45	nC	
Gate-Source Charge	Q_{gs}		-	18	-	nC	
Gate-Drain ("Miller") Charge	Q_{gd}		-	13	-	nC	
Internal Drain Inductance	L_D	Measured from the drain lead, 5mm (0.2") from header to center of die.	Modified MOSFET symbol showing the internal device inductances.		-	5.0	nH
Internal Source Inductance	L_S	Measured from the source lead, 5mm (0.2") from header to source bonding pad.			-	15	nH
Junction-to-Case	$R_{\theta JC}$		-	-	5.0	$^\circ\text{C/W}$	
Junction-to-Ambient	$R_{\theta JA}$	Typical socket mount	-	-	175	$^\circ\text{C/W}$	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-4.0	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-16	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_C = +25^\circ\text{C}, I_S = -4.0A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	400	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = -4.0A, dI_F/dt = 100A/\mu s$	-	2.6	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 46.9\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 4.0A$ (See Figures 15 and 16)

IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-

IRFF9230, IRFF9231, IRFF9232, IRFF9233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.






Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF9230, IRFF9231, IRFF9232, IRFF9233




92CS-43316

Fig. 12 - Typical on-resistance vs. drain current.




92CS-44119

Fig. 13 - Maximum drain current vs. case temperature.




92CS-43300

Fig. 14 - Power vs. temperature derating curve.



92CS-43278

Fig. 15 - Unclamped inductive test circuit.



92CS-43279

Fig. 16 - Unclamped inductive waveforms.





Fig. 17 - Switching time test circuit.



92CS-43323

Fig. 18 - Gate charge test circuit.

5
P-CHANNEL
POWER MOSFETS

IRFP9140R/P9141R IRFP9142R/P9143R

Avalanche Energy Rated
P-Channel Power MOSFETs

August 1991

Features

- -19A and -16A, -60V and -100V
- $r_{DS(ON)} = 0.20\Omega$ and 0.30Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFP9140R, IRFP9141R, IRFP9142R and IRFP9143R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFP types are supplied in the JEDEC TO-247 plastic package.


Package

TO-247
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRFP9140R	IRFP9141R	IRFP9142R	IRFP9143R	UNITS
Drain-Source Voltage (1)	V_{DS} -100	-60	-100	-60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -100	-60	-100	-60	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -19	-19	-16	-16	A
$T_C = 100^\circ\text{C}$	I_D -12	-12	-10	-10	A
Pulsed Drain Current (3)	I_{DM} -76	-76	-64	-64	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 150	150	150	150	W
(See Figure 14)					
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 960	960	960	960	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 4.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 19\text{A}$ (See Figures 15 and 16)

Specifications IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP9140R, IRFP9142R	BV _{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
IRFP9141R, IRFP9143R			-60	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFP9140R, IRFP9141R	I _{D(ON)}	$V_{DS} > I_D(ON) \times r_{DS(ON)} \text{ Max}, V_{GS} = -10V$	-19	-	-	A
			IRFP9142R, IRFP9143R	-16	-	-
Static Drain-Source On-State Resistance (Note 2) IRFP9140R, IRFP9141R	r _{DS(ON)}	$V_{GS} = -10V, I_D = -10A$	-	0.14	0.20	Ω
			IRFP9142R, IRFP9143R	-	0.20	0.30
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \leq -50V, I_D = -10A$	5.3	7.9	-	S(?)
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$ See Figure 10	-	1200	-	pF
Output Capacitance	C _{OSS}		-	570	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	160	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = -50V, I_D = -19A, R_G = 9.1\Omega$	-	16	20	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	65	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	47	70	ns
Fall Time	t _f		-	28	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = -10V, I_D = -19A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	37	55	nC
Gate-Source Charge	Q _{gs}		-	8.7	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	22	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	13	-	nH
						
Junction-to-Case	R _{θJC}		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free Air Operation	-	-	30	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-19	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-76	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = -19A, V_{GS} = 0V$	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = -18A, di_F/dt = 100A/\mu s$	-	210	-	ns
Reverse Recovered Charge	Q _{RR}		-	2.0	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.2\text{mH}$,
 $R_G = 25\Omega$, Peak $I_L = 19A$ (See Figures 15 and 16)

IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFP9140R, IRFP9141R, IRFP9142R, IRFP9143R




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

Features

- -25A, -60V and -100V
- $r_{DS(ON)} = 0.150\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance


Description

The IRFP9150 and IRFP9151 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The P-channel IRFP9150 is an approximate electrical complement to the N-channel IRF9150.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package

 TO-247
TOP VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFP9150	IRFP9151	UNITS	
Drain-Source Voltage	V_{DS}	-100	-60	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$	I_D	-25	-25	A
$T_C = 100^\circ\text{C}$	I_D	-18	-18	A
Pulsed Drain Current	I_{DM}	-100	-100	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation	P_D	150	150	W
(See Figure 18)				
Linear Derating Factor		1.2	1.2	W/°C
Single Pulse Avalanche Energy Rating (3)	E_{as}	1300	1300	mJ
(See Figure 14)				
Avalanche Current (Repetitive or Nonrepetitive)	I_{AR}	-25	-25	A
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	°C
Temperature Range				
Maximum Lead Temperature for Soldering	T_L	300	300	°C
(0.063" (1.6mm) from case for 10s)				


NOTES:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 3.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 25\text{A}$ (See Figures 14 and 15)

Specifications IRFP9150, IRFP9151


Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP9150	V_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-100	-	-	V
IRFP9151			-60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = -20V$	-	-	-100	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	-250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_C = +125^\circ\text{C}$	-	-	-1000	μA
On-State Drain Current (Note 1)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	-25	-	-	A
Static Drain-Source On-State Resistance (Note 1)	$r_{DS(ON)}$	$V_{GS} = -10V, I_D = -10A$	-	0.09	0.15	Ω
Forward Transconductance (Note 1)	g_{fs}	$V_{DS} = -10V, I_D = -12.5A$	4	10	-	S
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0\text{MHz}$	-	2400	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	850	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	400	-	pF
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = -50V, I_D = -25A, R_G = 6.8\Omega, R_D = 2\Omega$. See Figures 16 and 17.	-	16	24	ns
Rise Time	t_r	(MOSFET switching times are essentially independent of operating temperature.)	-	110	160	ns
Turn-Off Delay Time	$t_d(OFF)$		-	65	100	ns
Fall Time	t_f		-	46	70	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = -10V, I_D = -25A, V_{DS} = 0.8 \text{ Max Rating}$. See Figures 11 & 19 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	120	nC
Gate-Source Charge	Q_{gs}		-	14	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	42	-	nC
Internal Drain Inductance	L_D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	13	-	nH
Junction-to-Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.1	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C/W}$



Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-25	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	-100	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 25A, V_{GS} = 0V$	-	-0.9	-1.5	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	-	150	300	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 25A, dI_F/dt = 100A/\mu s$	0.3	0.7	1.5	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-



NOTES: 1. Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$

2. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

3. $V_{DD} = 25V$, Start $T_J = +25^\circ\text{C}$, $L = 3.2\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 25A$ (See Figures 14 and 15)

IRFP9150, IRFP9151




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance.

5
P-CHANNEL
POWER MOSFETS

IRFP9150, IRFP9151




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Normalized breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to source voltage.




Fig. 11 - Typical gate charge vs. gate-to source voltage.

IRFP9150, IRFP9151




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Switching time waveforms.




Fig. 18 - Power vs. temperature derating curve.




Fig. 19 - Gate charge test circuit.

August 1991

Features


- -10A and -12A, -200V and -150V
- $r_{DS(ON)} = 0.50\Omega$ and 0.7Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP9240R, IRFP9241R, IRFP9242R and IRFP9243R are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package

 TO-247
TOP VIEW


Terminal Diagram

P-CANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified


	IRFP9240R	IRFP9241R	IRFP9242R	IRFP9243R	UNITS
Drain-Source Voltage (1)	V_{DS} -200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} -200	-150	-200	-150	V
Continuous Drain Current					
$T_C = 25^\circ\text{C}$	I_D -12	-12	-10	-10	A
$T_C = 100^\circ\text{C}$	I_D -7.5	-7.5	-6.3	-6.3	A
Pulsed Drain Current (3)	I_{DM} -48	-48	-40	-40	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D 150	150	150	150	W
(See Figure 14)					
Linear Derating Factor	1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
(See Figure 14)					
Single Pulse Avalanche Energy Rating (4)	E_{as} 790	790	790	790	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 50\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 8.2\text{mH}$, $R_G = 50\Omega$, Peak $I_L = 12\text{A}$ (See Figures 15 and 16)

Specifications IRFP9240R, IRFP9241R, IRFP9242R, IRFP9243R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFP9240R, IRFP9242R IRFP9241R, IRFP9243R	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-200	-	-	V
			-150	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	100	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRFP9240R, IRFP9241R IRFP9242R, IRFP9243R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-12	-	-	A
			-10	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFP9240R, IRFP9241R IRFP9242R, IRFP9243R	r _{DS(ON)}	V _{GS} = -10V, I _D = -6.3A	-	0.38	0.50	Ω
			-	0.50	0.70	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} ≤ -50V, I _D = -6.3A	3.8	5.7	-	S(Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz	-	1400	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	350	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	140	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = -100V, I _D = -12A, R _G = 9.1Ω	-	18	22	ns
Rise Time	t _r	See Figure 17. (MOSFET switching times are essentially independent of operating temperature.)	-	45	68	ns
Turn-Off Delay Time	t _{d(OFF)}		-	75	90	ns
Fall Time	t _f		-	29	44	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = -10V, I _D = -12A, V _{DS} = 0.8 Max Rating. See Figure 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	38	57	nC
Gate-Source Charge	Q _{gs}		-	8.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	21	-	nC
Internal Drain Inductance	L _D	Measured between contact screw on header that is closer to source & gate pins & center of die.	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source pin, 6mm (0.25") from header & source bonding pad.	-	12.5	-	nH
						
Junction-to-Case	R _{θJC}		-	-	0.83	°C/W
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.1	-	°C/W
Junction-to-Ambient	R _{θJA}	Free Air Operation	-	-	30	°C/W

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	-12	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-48	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25°C, I _S = -12A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +25°C, I _F = -11A, dI _F /dt = 100A/μs	-	210	-	ns
Reverse Recovered Charge	Q _{RR}		-	2.0	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 50V, Start T_J = +25°C, L = 8.2mHμ, R_G = 50Ω, Peak I_L = 12A (See Figures 15 and 16)

IRFP9240R, IRFP9241R, IRFP9242R, IRFP9243R




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFP9240R, IRFP9241R, IRFP9242R, IRFP9243R




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFP9240R, IRFP9241R, IRFP9242R, IRFP9243R




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.

August 1991

Features


- 1A, -80V and -100V
- $r_{DS(ON)} = 3.65\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1P08 and RFL1P10 are P-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFL1P08	RFL1P10	UNITS
Drain-Source Voltage	-80	-100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	-80	-100	V
Continuous Drain Current			
RMS Continuous	1	1	A
Pulsed Drain Current	5	5	A
Gate-Source Voltage	± 20	± 20	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range			

Specifications RFL1P08, RFL1P10

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1P08		RFL1P10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -65\text{V}$	-	-1	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = -65\text{V}$	-	-50	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	± 100	-	± 100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	-3.65	-	-3.65	V
		$I_D = 2\text{A}, V_{GS} = -10\text{V}$	-	-9.3	-	-9.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	3.65	-	3.65	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = -10\text{V}$	200	-	200	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	150	-	150	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = -50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	7 (typ)	25	7 (typ)	25	ns
Rise Time	t_r		15 (typ)	45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		14 (typ)	45	14 (typ)	45	ns
Fall Time	t_f		11 (typ)	25	11 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	15	-	15

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1P08		RFL1P10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	-1.4	-	-1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	-	135 (typ)	-	135 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFL1P08, RFL1P10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFL1P08, RFL1P10




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

August 1991

Features


- -2A, -80V and -100V
- $r_{DS(ON)} = 3.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2P08 and RFP2P10 are P-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE


5
P-CHANNEL
POWER MOSFETS

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFP2P08	RFP2P10	UNITS	
Drain-Source Voltage	V_{DS}	-80	-100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-80	-100	V
Continuous Drain Current	I_D	2	2	A
RMS Continuous	I_{DM}	5	5	A
Pulsed Drain Current	V_{GS}	± 20	± 20	V
Gate-Source Voltage				
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	25	25	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				

Specifications RFP2P08, RFP2P10

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2P08		RFP2P10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -65\text{V}$	-	-1	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = -65\text{V}$	-	-50	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	± 100	-	± 100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	-3.5	-	-3.5	V
		$I_D = 2\text{A}, V_{GS} = -10\text{V}$	-	-9.0	-	-9.0	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = -10\text{V}$	-	3.5	-	3.5	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = -10\text{V}$	200	-	200	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	150	-	150	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	30	-	30	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = -50\text{V}$ $R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	7 (typ)	25	7 (typ)	25
Rise Time	t_r		15 (typ)	45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		14 (typ)	45	14 (typ)	45	ns
Fall Time	t_f		11 (typ)	25	11 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2P08		RFP2P10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	-1.4	-	-1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	-	135 (typ)	-	135 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFP2P08, RFP2P10

SAFE OPERATING AREA RFP2P08, RFP2P10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Normalized power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFP2P08, RFP2P10




Fig. 6 - Normalized switching waveforms for constant gate-current.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching time test circuit.

RFM5P12/5P15 RFP5P12/5P15

P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features



- -5A, -120V and -150V
- $r_{DS(on)} = 1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM5P12 and RFM5P15 and the RFP5P12 and RFP5P15 are p-channel enhancement-mode silicon gate power field-effect transistors designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The RFM series types are supplied in the JEDEC TO-204AA metal package and the RFP series types in the JEDEC TO-220AB plastic package. All these types are supplied without an internal gate zener diode.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM5P12	RFM5P15	RFP5P12	RFP5P15	UNITS	
Drain-Source Voltage	V_{DS}	-120	-150	-120	-150	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-120	-150	-120	-150	V
Continuous Drain Current						
RMS Continuous	I_D	5	5	5	5	A
Pulsed Drain Current	I_{DM}	15	15	15	15	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM5P12, RFM5P15, RFP5P12, RFP5P15

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM5P12 RFP5P12		RFM5P15 RFP5P15		
			Min.	Max.	Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	-120	—	-150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -100 \text{ V}$	—	1	—	—	μA
		$V_{DS} = -120 \text{ V}$	—	—	—	1	
		$T_C = 125^\circ\text{C}$	—	50	—	—	
		$V_{DS} = -100 \text{ V}$ $V_{DS} = -120 \text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 2.5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	-2.5	—	-2.5	V
		$I_D = 5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	-8	—	-8	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 2.5 \text{ A}$ $V_{GS} = -10 \text{ V}$	—	1	—	1	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10 \text{ V}$ $I_D = 2.5 \text{ A}$	0.75	—	0.75	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$	—	700	—	700	pF
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$	—	300	—	300	
Reverse-Transfer Capacitance	C_{rss}	$f = 1\text{MHz}$	—	100	—	100	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 1/2 BV_{DSS}$ $I_D = 2.5 \text{ A}$ $R_{gen} = R_{gs} = 50\Omega$	20(typ.)	60	20(typ.)	60	ns
Rise Time	t_r		36(typ.)	100	36(typ.)	100	
Turn-Off Delay Time	$t_{d(off)}$		63(typ.)	150	63(typ.)	150	
Fall Time	t_f		40(typ.)	100	40(typ.)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM5P12, RFM5P15	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP5P12, RFP5P15	—	2.083	—	2.083	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM5P12 RFP5P12		RFM5P15 RFP5P15		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 2.5\text{A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	300(typ.)		300(typ.)		ns

*Pulse Test: Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM5P12, RFM5P15, RFP5P12, RFP5P15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM6P08/6P10 RFP6P08/6P10

P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features



- -6A, -80V and -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM6P08 and RFM6P10 and the RFP6P08 and RFP6P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The RFM series types are supplied in the JEDEC TO-204AA metal package and the RFP series types in the JEDEC TO-220AB plastic package. All these types are supplied without an internal gate zener diode.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM6P08	RFM6P10	RFP6P08	RFP6P10	UNITS	
Drain-Source Voltage	V_{DS}	80	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	80	100	80	100	V
Continuous Drain Current						
RMS Continuous	I_D	6	6	6	6	A
Pulsed Drain Current	I_{DM}	20	20	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM6P08, RFM6P10, RFP6P08, RFP6P10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6P08 RFP6P08		RFM6P10 RFP6P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{C}$ $V_{DS}=-65\text{ V}$ $V_{DS}=-80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.8	—	-1.8	V
		$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	-6	—	-6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=3\text{ A}$ $V_{GS}=-10\text{ V}$	—	0.6	—	0.6	Ω
Forward Transconductance	g_{fe}^a	$V_{DS}=10\text{ V}$ $I_D=3\text{ A}$	1	—	1	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	800	—	800	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	350	—	350	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	150	—	150	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$	11(typ)	60	11(typ)	60	ns
Rise Time	t_r	$I_D=3\text{ A}$	48(typ)	100	48(typ)	100	
Turn-Off Delay Time	$t_d(off)$	$R_{gen}=R_{gs}=50\ \Omega$	102(typ)	150	102(typ)	150	
Fall Time	t_f	$V_{GS}=10\text{ V}$	70(typ)	100	70(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM6P08, RFM6P10	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP6P08, RFP6P10	—	2.083	—	2.083	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM6P08 RFP6P08		RFM6P10 RFP6P10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=3\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=50\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

^{*}Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM6P08, RFM6P10, RFP6P08, RFP6P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

Features




- -8A, -50V
- $r_{DS(on)} = 0.300 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The RFD8P05, RFD8P05SM and RFP8P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD8P05 is supplied in the JEDEC TO-251AA plastic package and the RFD8P05SM in the TO-252AA plastic package. The RFP8P05 is supplied in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DS}	-50V
Drain-Gate Voltage, ($R_{GS} = 1M\Omega$), V_{DGR}	-50V
Gate-Source Voltage, V_{GS}	$\pm 20V$
Drain Current:	
RMS Continuous, I_D	-8A
Pulsed, I_{DM}	-20A
Avalanche Current, I_{AS}	See Figure 2
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	40W
Derate Above $T_C = +25^\circ\text{C}$	0.27W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 $^\circ\text{C}$ to +175 $^\circ\text{C}$

Specifications RFD8P05, RFD8P05SM, RFP8P05

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 0.25 mA, V _{GS} = 0V	-50	-	V	
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D = 0.25 mA	-2	-4	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -40V, V _{GS} = 0V	-	1	μA	
		T _C = 150°C	-	50	μA	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V	-	100	nA	
Static Drain-Source on Resistance	r _{DS(on)}	I _D = 8A, V _{GS} = -10V	-	0.300	Ω	
Turn-On Time	t _(on)	V _{DD} = -25V, I _D = 4A I _{g1} = I _{g2} = 0.2A V _{GS} (clamp): -10V, +0.6V R _L = 6.25Ω (See Figure 12)	-	60	ns	
Turn-On Delay Time	t _{d(on)}		-	16 (typ)	ns	
Rise Time	t _r		-	30 (typ)	ns	
Turn-Off Delay Time	t _{d(off)}		-	42 (typ)	ns	
Fall Time	t _f		-	20 (typ)	ns	
Turn-Off Time	t _(off)		-	100	ns	
Total Gate Charge	Q _{g(total)}	V _{GS} = 0 to -20V	V _{DD} = -40V	-	80	nC
Gate Charge at -10V	Q _{g(-10V)}	V _{GS} = 0 to -10V		I _D = 8A	-	40
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0 to -2V	R _L = 5Ω	-	2	nC
Plateau Voltage	V _(plateau)	I _D = 8A, V _{DS} = -15V	-	-8	V	
Turn-Off Energy Loss per Cycle	E _{off}	V _{DD} = -25V, I _D = 4A, R _L = 6.25Ω L = 0.2μH, I _{g1} = I _{g2} = 0.2A V _{GS} (clamp): -10V, +0.6V	-	8	μJ	
Thermal Resistance, Junction to Case	R _{θJC}		-	3.125	°C/W	
Thermal Resistance, Junction to Ambient	R _{θJA}	TO-220AB	-	80	°C/W	
		TO-251AA, TO-252AA	-	100	°C/W	

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V _{SD}	I _{SD} = 8A	-	1.5	V
Reverse Recovery Time	t _{rr}	I _{SD} = 8A, dI _{SD} /dt = 100A/μs	-	125	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

RFD8P05, RFD8P05SM, RFP8P05




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs. temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized R_{DS(on)} vs. junction temperature




Figure 8 - Normalized gate threshold voltage.

5
P-CHANNEL
POWER MOSFETS

RFD8P05, RFD8P05SM, RFP8P05




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.






Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.

RFD8P05, RFD8P05SM, RFP8P05




Figure 13 - Unclamped-inductive-switching test.

RFM8P08/8P10 RFP8P08/8P10

P-Channel Enhancement-Mode
Power Field-Effect Transistors

August 1991

Features



- -8A, -80V and -100V
- $r_{DS(on)} = 0.4\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM8P08 and RFM8P10 and the RFP8P08 and RFP8P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM8P08	RFM8P10	RFP8P08	RFP8P10	UNITS	
Drain-Source Voltage	V_{DS}	-80	-100	-80	-100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-80	-100	-80	-100	V
Continuous Drain Current						
RMS Continuous	I_D	8	8	8	8	A
Pulsed Drain Current	I_{DM}	20	20	20	20	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM8P08, RFM8P10, RFP8P08, RFP8P10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8P08 RFP8P08		RFM8P10 RFP8P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	1	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.6	—	-1.6	V
		$I_D=8\text{ A}$ $V_{GS}=-10\text{ V}$	—	-4.0	—	-4.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=-10\text{ V}$	—	.4	—	.4	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=-10\text{ V}$ $I_D=4\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	1500	—	1500	pF
Output Capacitance ¹	C_{oss}	$V_{GS}=0\text{ V}$	—	700	—	700	
Reverse Transfer Capacitance	C_{rss}	$f = 1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD} = 50\text{ V}$ $I_D = 4\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=-10\text{ V}$	18(typ)	60	18(typ)	60	ns
Rise Time	t_r		70(typ)	150	70(typ)	150	
Turn-Off Delay Time	$t_d(off)$		166(typ)	275	166(typ)	275	
Fall Time	t_f		94(typ)	175	94(typ)	175	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM8P08, RFM8P10	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP8P08, RFP8P10	—	1.67	—	1.67	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

5
P-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8P08 RFP8P08		RFM8P10 RFP8P10		
			Min.	Max.	Min.	Max.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 4\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4\text{ A}$ $dI_F/dt = 100\text{ A}/\mu\text{s}$	200(typ.)		200(typ.)		ns

¹Pulse Test: Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

RFM8P08, RFM8P10, RFP8P08, RFP8P10




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM8P08, RFM8P10, RFP8P08, RFP8P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM10P12/10P15 RFP10P12/10P15

P-Channel Enhancement-Mode
Power Field-Effect Transistors

August 1991

Features



- -10A, -120V and -150V
- $r_{DS(on)} = 0.5\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM10P12 and RFM10P15 and the RFP10P12 and RFP10P15 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM10P12	RFM10P15	RFP10P12	RFP10P15	UNITS	
Drain-Source Voltage	V_{DS}	-120	-150	-120	-150	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-120	-150	-120	-150	V
Continuous Drain Current						
RMS Continuous	I_D	10	10	10	10	A
Pulsed Drain Current	I_{DM}	30	30	30	30	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFM10P12, RFM10P15, RFP10P12, RFP10P15

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_c = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10P12 RFP10P12		RFM10P15 RFP10P15		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{ mA}$ $V_{GS} = 0$	-120	—	-150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{ mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -100\text{ V}$ $V_{DS} = -120\text{ V}$	—	1	—	—	μA
		$T_c = 125^\circ\text{C}$ $V_{DS} = -100\text{ V}$ $V_{DS} = -120\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = -10\text{ V}$	—	-2.5	—	-2.5	V
		$I_D = 10\text{ A}$ $V_{GS} = -10\text{ V}$	—	-6.0	—	-6.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = -10\text{ V}$	—	0.5	—	0.5	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = -10\text{ V}$ $I_D = 5\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS} = -25\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 1\text{ MHz}$	—	1700	—	1700	μF
Output Capacitance	C_{oss}		—	600	—	600	
Reverse Transfer Capacitance	C_{rss}		—	350	—	350	
Turn-On Delay Time	$t_{d(on)}$	$R_{gen} = R_{gs} = 50\ \Omega$ $V_{GS} = -10\text{ V}$	24(typ)	50	24(typ)	50	ns
Rise Time	t_r		74(typ)	150	74(typ)	150	
Turn-Off Delay Time	$t_{d(off)}$		138(typ)	225	138(typ)	225	
Fall Time	t_f		61(typ)	100	61(typ)	100	
Thermal Resistance Junction-to-Case	$R\theta_{jc}$	RFM10P12, RFM10P15	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP10P12, RFP10P15	—	1.67	—	1.67	

5
P-CHANNEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10P12 RFP10P12		RFM10P15 RFP10P15		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD} = 5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4\text{ A}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$	210 (typ.)		210 (typ.)		ns

^a Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFM10P12, RFM10P15, RFP10P12, RFP10P15




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM10P12, RFM10P15, RFP10P12, RFP10P15




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM12P08/12P10 RFP12P08/12P10

P-Channel Enhancement-Mode Power Field-Effect Transistors

August 1991

Features



- -12A, -80V and -100V
- $r_{DS(on)} = 0.3\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM12P08 and RFM12P10 and the RFP12P08 and RFP12P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFM12P08	RFM12P10	RFP12P08	RFP12P10	UNITS	
Drain-Source Voltage	V_{DS}	-80	-100	-80	-100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-80	-100	-80	-100	V
Continuous Drain Current						
RMS Continuous	I_D	12	12	12	12	A
Pulsed Drain Current	I_{DM}	30	30	30	30	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	100	100	75	75	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.8	0.8	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFM12P08, RFM12P10, RFP12P08, RFP12P10

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C)=25°C unless otherwise specified.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12P08 RFP12P08		RFM12P10 RFP12P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=1\text{ mA}$ $V_{GS}=0$	-80	—	-100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	-2	-4	-2	-4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	1	—	—	μA
		$T_C=125^\circ\text{ C}$ $V_{DS}=-65\text{ V}$ $V_{GS}=-80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	-1.8	—	-1.8	V
		$I_D=12\text{ A}$ $V_{GS}=-10\text{ V}$	—	-4.8	—	-4.8	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=-10\text{ V}$	—	.3	—	.3	Ω
Forward Transconductance	g_s^a	$V_{DS}=-10\text{ V}$ $I_D=6\text{ A}$	2	—	2	—	mho
Input Capacitance	C_{iss}	$V_{DS}=-25\text{ V}$	—	1500	—	1500	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	700	—	700	
Reverse Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	300	—	300	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=6\text{ A}$ $R_{gen}=R_{gs}=50\ \Omega$ $V_{GS}=-10\text{ V}$	18(typ)	60	18(typ)	60	ns
Rise Time	t_r		90(typ)	175	90(typ)	175	
Turn-Off Delay Time	$t_d(off)$		144(typ)	275	144(typ)	275	
Fall Time	t_f		94(typ)	175	94(typ)	175	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM12P08, RFM12P10	—	1.25	—	1.25	$^\circ\text{C/W}$
		RFP12P08, RFP12P10	—	1.67	—	1.67	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12P08 RFP12P08		RFM12P10 RFP12P10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

5
P-CHANNEL
POWER MOSFETS

RFM12P08, RFM12P10, RFP12P08, RFP12P10




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance as a function of junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.



RFD15P05/05SM RFP15P05

P-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

Features




- -15A, -50V
- $r_{DS(on)} = 0.150 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The RFD15P05, RFD15P05SM and RFP15P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFD15P05 is supplied in the JEDEC TO-251AA plastic package and the RFD15P05SM in the TO-252AA plastic package. The RFP15P05 is supplied in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	-50V
Drain-Gate Voltage, ($R_{GS} = 1M\Omega$), V_{DGR}	-50V
Gate-Source Voltage, V_{GS}	$\pm 20V$
Drain Current:	
RMS Continuous, I_D	-15A
Pulsed, I_{DM}	-40A
Avalanche Current, I_{AS}	See Figure 2
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$675W
Derate Above $T_C = +25^\circ\text{C}$	0.45W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55°C to $+175^\circ\text{C}$

Specifications RFD15P05, RFD15P05SM, RFP15P05

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0\text{V}$	-50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	μA	
		$T_C = 150^\circ\text{C}$	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 15\text{A}, V_{GS} = -10\text{V}$	-	0.150	Ω	
Turn-On Time	$t_{(on)}$	$V_{DD} = -25\text{V}, I_D = 7.5\text{A}$ $I_{g1} = I_{g2} = 0.4\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 3.3\Omega$ (See Figure 12)	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		-	16 (typ)	ns	
Rise Time	t_r		-	30 (typ)	ns	
Turn-Off Delay Time	$t_{d(off)}$		-	50 (typ)	ns	
Fall Time	t_f		-	20 (typ)	ns	
Turn-Off Time	$t_{(off)}$		-	100	ns	
Total Gate Charge	$Q_{g(\text{total})}$	$V_{GS} = 0 \text{ to } -20\text{V}$	$V_{DD} = -40\text{V}$ $I_D = 15\text{A}$ $R_L = 2.67\Omega$	-	150	nC
Gate Charge at -10V	$Q_{g(-10\text{V})}$	$V_{GS} = 0 \text{ to } -10\text{V}$		-	75	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2\text{V}$		-	3.5	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 15\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = -25\text{V}, I_D = 7.5\text{A}, R_L = 3.33\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 0.4\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	17	μJ	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	TO-220AB	-	2.083	$^\circ\text{C/W}$	
			-	80	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	TO-251AA, TO-252AA	-	1.85	$^\circ\text{C/W}$	
			-	100	$^\circ\text{C/W}$	

51
P-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 15\text{A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 15\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	125	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

RFD15P05, RFD15P05SM, RFP15P05




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized rDS(on) vs junction temperature.




Figure 8 - Normalized gate threshold voltage.

RFD15P05, RFD15P05SM, RFP15P05




Figure 9 - Normalized drain source breakdown voltage vs temperature.




Figure 10 - Typical capacitance vs voltage.






Fig. 11 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.

RFD15P05, RFD15P05SM, RFP15P05




Figure 13 - Unclamped-inductive-switching test.

RFH25P08/25P10 RFK25P08/25P10

P-Channel Enhancement-Mode
Power Field-Effect Transistors

August 1991

Features



- -25A, -100V and -80V
- $r_{DS(on)} = 0.15\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFH25P08 and RFH25P10 and the RFK25P08 and RFK25P10 are p-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFH series types are supplied in the JEDEC TO-218AC plastic package and the RFK series types in the JEDEC TO-204AE steel package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	RFH25P08	RFH25P10	RFK25P08	RFK25P10	UNITS	
Drain-Source Voltage	V_{DS}	-80	-100	-80	-100	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	V_{DGR}	-80	-100	-80	-100	V
Continuous Drain Current						
RMS Continuous	I_D	-25	-25	-25	-25	A
Pulsed Drain Current	I_{DM}	-60	-60	-60	-60	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	150	150	150	150	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		1.2	1.2	1.2	1.2	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						

Specifications RFH25P08, RFH25P10, RFK25P08, RFK25P10

Electrical Characteristics ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFH25P08 RFK25P08		RFH25P10 RFK25P10		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1.0\text{mA}, V_{GS} = 0$	-80	-	-100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	-2	-4	-2	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -65\text{V}$	-	-1	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-1	μA
		$T_C = 125^\circ\text{C}$ $V_{DS} = -65\text{V}$	-	-50	-	-	μA
		$V_{DS} = -80\text{V}$	-	-	-	-50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 12.5\text{A}, V_{GS} = -10\text{V}$	-	-1.88	-	-1.88	V
		$I_D = 25\text{A}, V_{GS} = -10\text{V}$	-	-4.5	-	-4.5	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 12.5\text{A}, V_{GS} = -10\text{V}$	-	0.15	-	0.15	Ω
Forward Transconductance	g_{fs}^*	$I_D = 12.5\text{A}, V_{DS} = -10\text{V}$	4	-	4	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}$ $f = 1\text{MHz}$	-	3000	-	3000	pF
Output Capacitance	C_{OSS}		-	1500	-	1500	pF
Reverse Transfer Capacitance	C_{RSS}		-	600	-	600	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 12.5\text{A}, V_{DS} = -50\text{V}$	35 (typ)	50	35 (typ)	50
Rise Time	t_r	$R_{GEN} = R_{GS} = 50\Omega$ $V_{GS} = -10\text{V}$	165 (typ)	250	165 (typ)	250	ns
Turn-Off Delay Time	$t_{d(off)}$		270 (typ)	400	270 (typ)	400	ns
Fall Time	t_f		165 (typ)	250	165 (typ)	250	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFK25P08, RFK25P10	-	0.83	-	0.83	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFH25P08 RFK25P08		RFH25P10 RFK25P10		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^{**}	$I_{SD} = -12.5\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 4\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	-	300 (typ)	-	300 (typ)	ns

** Pulsed test: Width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFH25P08, RFH25P10, RFK25P08, RFK25P10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

P-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

Features



- -30A, -50V
- $r_{DS(on)} = 0.065 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

Description

The RFG30P05 and RFP30P05 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG30P05 is supplied in the JEDEC TO-247 plastic package and the RFP30P05 in the TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DS}	-50V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	-50V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	-30A
Pulsed, I_{DM}	-75A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve	
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	120W
Derate Above $T_C = +25^\circ\text{C}$	0.8W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, T_J, T_{STG}	-55 to +175°C

Specifications RFG30P05, RFP30P05

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	-50	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	2	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}$	-	1	μA
		$T_C = 150^\circ\text{C}$	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$	-	100	nA
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 30 \text{ A}, V_{GS} = -10 \text{ V}$	-	0.065	Ω
Turn-On Time	$t_{(on)}$	$V_{DD} = -25 \text{ V}, I_D = 15 \text{ A}$ $I_{g1} = I_{g2} = 0.8 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$ $R_L = 1.67 \Omega$	-	80	ns
Turn-On Delay Time	$t_{d(on)}$		15 (typ)	-	ns
Rise Time	t_r		23 (typ)	-	ns
Turn-Off Delay Time	$t_{d(off)}$		28 (typ)	-	ns
Fall Time	t_f		18 (typ)	-	ns
Turn-Off Time	$t_{(off)}$		-	100	ns
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0 \text{ to } -20 \text{ V}$	$V_{DD} = -40 \text{ V}$		-
Gate Charge at -10V	$Q_g(-10\text{V})$	$V_{GS} = 0 \text{ to } -10 \text{ V}$	$I_D = 40 \text{ A}$		-
Threshold Gate Charge	$Q_g(\text{th})$	$V_{GS} = 0 \text{ to } -2 \text{ V}$	$R_L = 1.33 \Omega$		-
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 30 \text{ A}, V_{DS} = -15 \text{ V}$	-	-8	V
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = -25 \text{ V}, I_D = 15 \text{ A}, R_L = 1.67 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 0.8 \text{ A}$ $V_{GS}(\text{clamp}): -10 \text{ V}, +0.6 \text{ V}$	-	75	μJ
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	1.25	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 30 \text{ A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 30 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	150	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

RFG30P05, RFP30P05




Figure 3 - Maximum continuous drain current vs case temperature.




Figure 4 - Normalized power dissipation vs case temperature.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized on-state resistance vs junction temperature.




Figure 8 - Normalized gate threshold voltage vs junction temperature.

RFG30P05, RFP30P05




Figure 9 - Normalized drain source breakdown voltage vs junction temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate current. (Refer to application notes AN-7254 and AN-7260.)



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.




Figure 13 - Unclamped-inductive-switching test.

P-Channel Enhancement Mode Power Field Effect Transistors (MegaFETs)

August 1991

Features



- -30A, -60V
- $r_{DS(on)} = 0.075 \Omega$
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

Description

The RFG30P06 and RFP30P06 p-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG30P06 is supplied in the JEDEC TO-247 plastic package and the RFP30P06 in the TO-220AB plastic package.

Packages



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	-60V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	-60V
Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Drain Current:	
RMS Continuous, I_D	-30A
Pulsed, I_{DM}	-75A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve	
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	135W
Derate Above $T_C = +25^\circ\text{C}$	0.9W/°C
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to +175°C

Specifications RFG30P06, RFP30P06

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0\text{V}$	-60	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	μA	
		$T_C = 150^\circ\text{C}$	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 30\text{A}, V_{GS} = -10\text{V}$	-	0.075	Ω	
Turn-On Time	t_{on}	$V_{DD} = -30\text{V}, I_D = 15\text{A}$ $I_{g1} = I_{g2} = 0.8\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 2.0\Omega$	-	60	ns	
Turn-On Delay Time	$t_{d(on)}$		15 (typ)	-	ns	
Rise Time	t_r		23 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		28 (typ)	-	ns	
Fall Time	t_f		18 (typ)	-	ns	
Turn-Off Time	t_{off}		-	100	ns	
Total Gate Charge	$Q_{g(\text{total})}$	$V_{GS} = 0 \text{ to } -20\text{V}$	$V_{DD} = -48\text{V}$ $I_D = 30\text{A}$ $R_L = 1.6\Omega$	-	200	nC
Gate Charge at -10V	$Q_{g(-10\text{V})}$	$V_{GS} = 0 \text{ to } -10\text{V}$		-	100	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2\text{V}$		-	7	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 30\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = -30\text{V}, I_D = 15\text{A}, R_L = 2.0\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 0.8\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	75	μJ	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	1.11	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$	

5
P-CHANNEL
POWER MOSFETS

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 30\text{A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 30\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	150	ns




Figure 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped inductive-switching safe-operating-area curve. (Single pulse UIS SOA). See Figure 13 for test circuit.

RFG30P06, RFP30P06




Figure 3 - Maximum continuous drain current vs case temperature.




Figure 4 - Normalized power dissipation vs case temperature.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized on-state resistance vs junction temperature.




Figure 8 - Normalized gate threshold voltage vs junction temperature.




Figure 9 - Normalized drain source breakdown voltage vs junction temperature.




Figure 10 - Typical capacitance vs voltage.






Figure 11 - Normalized switching waveforms for constant gate current. (Refer to application notes AN-7254 and AN-7260.)



Switching Test Circuit



Switching Waveforms

Figure 12 - Resistive switching.




Figure 13 - Unclamped-inductive-switching test.

August 1991

Features


- RFG60P05E = -60A, -50V, $r_{DS(on)} = 0.026\Omega$
- RFG60P06E = -60A, -60V, $r_{DS(on)} = 0.030\Omega$
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 175°C Operating Temperature

Description

The RFG60P05E and RFG60P06E p-channel ESD rated power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.


The RFG60P05E and RFG60P06E are supplied in the JEDEC TO-247 plastic package.

Package

 TO-247
TOP VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE


5
P-CHANNEL
POWER MOSFETS

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	RFG60P05E	RFG60P06E	UNITS
Drain-Source Voltage	-50	-60	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	-50	-60	V
Continuous Drain Current			
RMS Continuous	-60	-60	A
Pulsed Drain Current	-150	-150	A
Gate-Source Voltage	± 20	± 20	V
Electrostatic Discharge Rating	2	2	KV
MIL-STD-883, Category B(2)			
Single Pulse Avalanche Rating (Refer to UIS SOA Curve)			
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	190	215	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	1.27	1.43	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	-55 to +175	$^\circ\text{C}$

Specifications RFG60P05E

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0\text{V}$	-50	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -40\text{V}, V_{GS} = 0\text{V}$	-	1	μA	
		$T_C = 150^\circ\text{C}$	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 60\text{A}, V_{GS} = -10\text{V}$	-	0.026	Ω	
Turn-On Time	$t_{(on)}$	$V_{DD} = -25\text{V}, I_D = 30\text{A}$ $I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 0.83\Omega$	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		20 (typ)	-	ns	
Rise Time	t_r		70 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		65 (typ)	-	ns	
Fall Time	t_f		20 (typ)	-	ns	
Turn-Off Time	$t_{(off)}$		-	125	ns	
Total Gate Charge	$Q_{g(\text{total})}$		$V_{GS} = 0 \text{ to } -20\text{V}$	-	450	nC
Gate Charge at -10V	$Q_{g(-10\text{V})}$		$V_{GS} = 0 \text{ to } -10\text{V}$	-	225	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2\text{V}$	-	15	nC	
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 60\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = -25\text{V}, I_D = 30\text{A}, R_L = 0.83\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	300	μJ	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	0.79	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C/W}$	

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 60\text{A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 60\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	200	ns

Specifications RFG60P06E

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS	
			MIN	MAX.		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0\text{V}$	-60	-	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	-2	-4	V	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48\text{V}, V_{GS} = 0\text{V}$	-	1	μA	
		$T_C = 150^\circ\text{C}$	-	50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	-	100	nA	
Static Drain-Source on Resistance	$r_{DS(on)}$	$I_D = 60\text{A}, V_{GS} = -10\text{V}$	-	0.030	Ω	
Turn-On Time	$t_{(on)}$	$V_{DD} = -30\text{V}, I_D = 30\text{A}$ $I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$ $R_L = 1.0\Omega$	-	125	ns	
Turn-On Delay Time	$t_{d(on)}$		20 (typ)	-	ns	
Rise Time	t_r		60 (typ)	-	ns	
Turn-Off Delay Time	$t_{d(off)}$		65 (typ)	-	ns	
Fall Time	t_f		20 (typ)	-	ns	
Turn-Off Time	$t_{(off)}$		-	125	ns	
Total Gate Charge	$Q_{g(\text{total})}$	$V_{GS} = 0 \text{ to } -20\text{V}$	$V_{DD} = -48\text{V}$ $I_D = 60\text{A}$ $R_L = 0.8\Omega$	-	450	nC
Gate Charge at -10V	$Q_{g(-10\text{V})}$	$V_{GS} = 0 \text{ to } -10\text{V}$		-	225	nC
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } -2\text{V}$		-	15	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 60\text{A}, V_{DS} = -15\text{V}$	-	-8	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = -30\text{V}, I_D = 30\text{A}, R_L = 1.0\Omega$ $L = 0.2\mu\text{H}, I_{g1} = I_{g2} = 2.0\text{A}$ $V_{GS}(\text{clamp}): -10\text{V}, +0.6\text{V}$	-	300	μJ	
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	0.70	$^\circ\text{C}/\text{W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$		-	80	$^\circ\text{C}/\text{W}$	

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 60\text{A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 60\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	200	ns

RFG60P05E, RFG60P06E




FIGURE 1. RFG60P05E - SAFE OPERATING AREA CURVE




FIGURE 2. RFG60P06E - SAFE OPERATING AREA CURVE




FIGURE 3. RFG60P05E - UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 4. RFG60P06E - UNCLAMPED-INDUCTIVE-SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 5. MAXIMUM CONTINUOUS DRAIN CURRENT VS TEMPERATURE




FIGURE 6. NORMALIZED POWER DISSIPATION VS TEMPERATURE

RFG60P05E, RFG60P06E




FIGURE 7. RFG60P05E - TYPICAL SATURATION CHARACTERISTICS




FIGURE 8. RFG60P06E - TYPICAL SATURATION CHARACTERISTICS




FIGURE 9. RFG60P05E - TYPICAL TRANSFER CHARACTERISTICS




FIGURE 10. RFG60P06E - TYPICAL TRANSFER CHARACTERISTICS




FIGURE 11. NORMALIZED $r_{DS(ON)}$ VS JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED GATE THRESHOLD VOLTAGE

RFG60P05E, RFG60P06E




FIGURE 13. DRAIN SOURCE BREAKDOWN VOLTAGE VS TEMPERATURE




FIGURE 14. TYPICAL CAPACITANCE VS VOLTAGE




FIGURE 15. RFG60P05E - NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT




FIGURE 16. RFG60P06E - NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT




FIGURE 17a. UIS TEST CIRCUIT




FIGURE 17b. UIS WAVEFORMS




FIGURE 18a. SWITCHING TEST CIRCUIT




FIGURE 18b. SWITCHING WAVEFORMS

POWER MOSFETS

6

LOGIC LEVEL POWER MOSFETS

DATA SHEETS		PAGE
2N6901	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-3
2N6902	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-7
2N6903	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-11
2N6904	N-Channel Logic Level Power MOS Field-Effect Transistors (L ² FET)	6-15
RFL1N08L RFL1N10L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-19
RFL1N12L RFL1N15L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-23
RFL1N18L RFL1N20L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-27
RFL2N05L RFL2N06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-31
RFP2N08L RFP2N10L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-35
RFP2N12L RFP2N15L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-39
RFP2N18L RFP2N20L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-43
RFP4N05L RFP4N06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-47
RFM8N18L/20L RFP8N18L/20L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-51
RFM10N12L/15L RFP10N12L/15L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-55
RFD12N06RLE RFD12N06RLESM RFP12N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-59
RFM12N08L/10L RFP12N08L/10L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-65
RFD14N05L/05LSM RFP14N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)	6-69
RFM15N05L/06L RFP15N05L/06L	N-Channel Logic Level Power Field-Effect Transistors (L ² FET)	6-74

LOGIC LEVEL POWER MOSFETS (Continued)

DATA SHEETS		PAGE
RFD16N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-78
RFD16N05LSM	Transistors (MegaFETs)	
RFP17N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-82
	Transistors (MegaFETs)	
RFP25N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-86
	Transistors (MegaFETs)	
RFP25N06L	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-91
	Transistors (L ² FET)	
RFP50N05L	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-96
RFG50N05L	Transistors (MegaFETs)	
RFD3055RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect	6-59
RFD3055RLESM	Transistors (MegaFETs)	
RFP3055RLE		

N-Channel Logic Level Power MOS Field-Effect Transistors (L²FET)

August 1991

Features


- 1.69A, 100V
- $r_{DS(on)} = 1.4\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6901 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6901 is supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6901	UNITS
Drain-Source Voltage	V_{DS} 100*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	I_D 1.69*	A
Pulsed Drain Current	I_{DM} 5*	A
Gate-Source Voltage	V_{GS} $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D 8.33*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.0667*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

*JEDEC registered values

Specifications 2N6901

ELECTRICAL CHARACTERISTICS at Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1 \text{ mA}, V_{GS} = 0$	100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 80 \text{ V}$ $T_c = 125^\circ \text{C}, V_{DS} = 80 \text{ V}$	—	1	μA
* Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10 \text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$ $I_D = 1.69 \text{ A}, V_{GS} = 5 \text{ V}$	—	1.5	V
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$ $T_c = 125^\circ \text{C}, I_D = 1.07 \text{ A}, V_{GS} = 5 \text{ V}$	—	1.4	Ω
* Forward Transconductance	g_{fs}^a $V_{DS} = 5 \text{ V}, I_D = 1.07 \text{ A}$	500	2000	mmho
* Input Capacitance	C_{iss} $V_{DS} = 25 \text{ V}$	50	200	pF
* Output Capacitance	C_{oss} $V_{GS} = 0 \text{ V}$	20	80	
* Reverse Transfer Capacitance	C_{rss} $f = 0.1 \text{ MHz}$	5	20	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 50 \text{ V}$	—	25	ns
* Rise Time	t_r $I_D = 1.07 \text{ A}$	—	45	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	45	
* Fall Time	t_f $V_{GS} = 5 \text{ V}$	—	80	
* Thermal Resistance Junction-to-Case	$R_{\theta JC}$	—	15	$^\circ\text{C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
* Diode Forward Voltage	V_{SD}^a $I_{SD} = 1.69 \text{ A}$	0.8	1.6	V
* Reverse Recovery Time	t_{rr} $I_F = 1 \text{ A}, dI_F/dt = 50 \text{ A}/\mu\text{s}$	—	250	ns

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.




Fig. 1 - Maximum operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

N-Channel Logic Level Power MOS Field-Effect Transistors (L²FET)

August 1991

Features


- 12A, 100V
- $r_{DS(on)} = 0.2\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6901 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6902 is supplied in the JEDEC TO-204AA steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6902	UNITS
Drain-Source Voltage	V_{DS} 100*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	I_D 12*	A
Pulsed Drain Current	I_{DM} 30*	A
Gate-Source Voltage	V_{GS} $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D 75*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

*JEDEC registered values

6
LOGIC LEVEL
POWER MOSFETS

Specifications 2N6902

ELECTRICAL CHARACTERISTICS at Case Temperature ($T_C = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1\text{ mA}, V_{GS} = 0$	100	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1\text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 80\text{ V}$ $T_C = 125^\circ\text{C}, V_{DS} = 80\text{ V}$	—	1	μA
		—	50	
* Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10\text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 7.6\text{ A}, V_{GS} = 5\text{ V}$ $I_D = 12\text{ A}, V_{GS} = 5\text{ V}$	—	1.52	V
		—	3.3	
* Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 7.6\text{ A}$ $T_C = 125^\circ\text{C}, I_D = 7.6\text{ A}, V_{GS} = 5\text{ V}$	—	0.2	Ω
		—	0.32	
* Forward Transconductance	g_{fs}^a $V_{DS} = 5\text{ V}, I_D = 7.6\text{ A}$	3	12	mho
* Input Capacitance	C_{iss} $V_{DS} = 25\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 0.1\text{ MHz}$	350	900	μF
* Output Capacitance		100	325	
* Reverse-Transfer Capacitance		25	100	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 50\text{ V}$ $I_D = 7.6\text{ V}$ $R_{gen} = R_{gs} = 15\ \Omega$ $V_{GS} = 5\text{ V}$	—	50	ns
* Rise Time		—	150	
* Turn-Off Delay Time		—	130	
* Fall Time		—	150	
* Thermal Resistance Junction-to-Case	$R\theta_{JC}$	—	1.67	$^\circ\text{C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Diode Forward Voltage	V_{SD}^a $I_{SD} = 12\text{ A}$	0.8	1.6	V
* Reverse Recovery Time	t_{rr} $I_F = 4\text{ A}$ $d_i/d_t = 100\text{ A}/\mu\text{s}$	—	375	ns

* In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs , max., duty cycle = 2%.




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

N-Channel Logic Level Power MOS Field-Effect Transistors (L²FET)

August 1991

Features


- 0.98A, 100V
- $r_{DS(on)} = 3.65\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6903 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6903 is supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6903	UNITS
Drain-Source Voltage	V_{DS} 200*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 200*	V
Continuous Drain Current $T_C = +25^\circ\text{C}$	I_D 0.98*	A
Pulsed Drain Current	I_{DM} 4*	A
Gate-Source Voltage	V_{GS} $\pm 10^*$	V
Maximum Power Dissipation $T_C = +25^\circ\text{C}$	P_D 8.33*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.0667*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

*JEDEC registered values

Specifications 2N6903

ELECTRICAL CHARACTERISTICS at Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1 \text{ mA}, V_{GS} = 0$	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	1	2	V
Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 160 \text{ V}$	—	1	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10 \text{ V}, V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$ $I_D = 0.62 \text{ A}, V_{GS} = 5 \text{ V}$	—	2.26	V
Static Drain-Source On Resistance	$r_{DS(on)}^a$ $I_D = 0.98 \text{ A}, V_{GS} = 5 \text{ V}$	—	6	Ω
		—	7.7	
Forward Transconductance	g_{fs}^a $V_{DS} = 5 \text{ V}, I_D = 0.62 \text{ A}$	500	2000	mmho
Input Capacitance	C_{iss} $V_{DS} = 25 \text{ V}$	50	200	pF
Output Capacitance	C_{oss} $V_{GS} = 0 \text{ V}$	15	60	
Reverse Transfer Capacitance	C_{rss} $f = 0.1 \text{ MHz}$	2	20	
Turn-On Delay Time	$t_d(on)$ $V_{DD} = 100 \text{ V}$	—	25	ns
Rise Time	t_r $I_D = 0.62 \text{ A}$	—	30	
Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15 \Omega$	—	40	
Fall Time	t_f $V_{GS} = 5 \text{ V}$	—	80	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	—	15	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Diode Forward Voltage	V_{SD}^a $I_{SD} = 0.98 \text{ A}$	0.8	1.6	V
Reverse Recovery Time	t_{rr} $I_F = 1 \text{ A}, di_F/dt = 50 \text{ A}/\mu\text{s}$	—	500	ns

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.




Fig. 1 - Maximum operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

N-Channel Logic Level Power MOS Field-Effect Transistors (L²FET)

August 1991

Features


- 8A, 200V
- $r_{DS(on)} = 0.6\Omega$
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6904 is an N-channel enhancement-mode silicon-gate power MOS field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, therefore facilitating true on-off power control directly from logic circuit supply voltages.


The 2N6904 is supplied in the JEDEC TO-204AA steel package.

Package

 TO-204AA
BOTTOM VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	2N6904	UNITS
Drain-Source Voltage	V_{DS} 200*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	I_D 8*	A
Pulsed Drain Current	I_{DM} 20*	A
Gate-Source Voltage	V_{GS} $\pm 10^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	P_D 75*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	T_L 260*	$^\circ\text{C}$
At distance > 1/8 in. (3.17mm) from seating plane for 10s max		

*JEDEC registered values

Specifications 2N6904

ELECTRICAL CHARACTERISTICS at Case Temperature ($T_c = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1\text{ mA}, V_{GS} = 0$	200	—	V
* Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1\text{ mA}$	1	2	V
* Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 160\text{ V}$	—	1	μA
	$T_c = 125^\circ\text{C}, V_{DS} = 160\text{ V}$	—	50	
* Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10\text{ V}, V_{DS} = 0$	—	100	nA
* Drain-Source On Voltage	$V_{DS(on)}^{\text{a}}$ $I_D = 5.1\text{ A}, V_{GS} = 5\text{ V}$	—	3.06	V
	$I_D = 8\text{ A}, V_{GS} = 5\text{ V}$	—	5.5	
* Static Drain-Source On Resistance	$r_{DS(on)}^{\text{a}}$ $I_D = 5.1\text{ A}$	—	0.6	Ω
	$T_c = 125^\circ\text{C}, I_D = 5.1\text{ A}, V_{GS} = 5\text{ V}$	—	1.11	
* Forward Transconductance	g_{fs}^{a} $V_{DS} = 5\text{ V}, I_D = 5.1\text{ A}$	3	12	mho
* Input Capacitance	C_{iss} $V_{DS} = 25\text{ V}$	350	900	pF
* Output Capacitance	C_{oss} $V_{GS} = 0\text{ V}$	75	250	
* Reverse-Transfer Capacitance	C_{rss} $f = 0.1\text{ MHz}$	20	100	
* Turn-On Delay Time	$t_d(on)$ $V_{DD} = 100\text{ V}$	—	45	ns
* Rise Time	t_r $I_D = 5.1\text{ A}$	—	150	
* Turn-Off Delay Time	$t_d(off)$ $R_{gen} = R_{gs} = 15\ \Omega$	—	135	
* Fall Time	t_f $V_{GS} = 5\text{ V}$	—	150	
* Thermal Resistance Junction-to-Case	$R\theta_{JC}$	—	1.67	$^\circ\text{C/W}$

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
* Diode Forward Voltage	V_{SD}^{a} $I_{SD} = 8\text{ A}$	0.8	1.6	V
Reverse Recovery Time	t_{rr} $I_F = 4\text{ A}$ $d_{IF}/d_t = 100\text{ A}/\mu\text{s}$	—	625	ns

* In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs , max., duty cycle = 2%.




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.






Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.






Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.




Fig. 9 - Switching time test circuit.

August 1991

Features


- 1A, 80V and 100V
- $r_{DS(ON)} = 1.2\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N08L and RFL1N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFL1N08L	RFL1N10L	UNITS	
Drain-Source Voltage	V_{DS}	80	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	V_{DGR}	80	100	V
Continuous Drain Current				
RMS Continuous	I_D	1	1	A
Pulsed Drain Current	I_{DM}	5	5	A
Gate-Source Voltage	V_{GS}	± 10	± 10	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL1N08L, RFL1N10L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08L		RFL1N10L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$	-	1	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)*}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.2	-	1.2	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.9	-	2.9	V
Static Drain-Source On Resistance	$r_{DS(on)*}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.2	-	1.2	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (S)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	t_r		15 (typ)	45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	45	25 (typ)	45	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08L		RFL1N10L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFL1N08L, RFL1N10L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFL1N12L RFL1N15L

N-Channel Logic Level Power Field-Effect Transistors (L²FET)

August 1991

Features


- 1A, 120V and 150V
- $r_{DS(ON)} = 1.9\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N12L and RFL1N15L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFL1N12L	RFL1N15L	UNITS
Drain-Source Voltage	120	150	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	120	150	V
Continuous Drain Current			
RMS Continuous	1	1	A
Pulsed Drain Current	5	5	A
Gate-Source Voltage	± 10	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

6
LOGIC LEVEL
POWER MOSFETS

Specifications RFL1N12L, RFL1N15L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12L		RFL1N15L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{V}$	-	1	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.9	-	1.9	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	4.6	-	4.6	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.9	-	1.9	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\Omega, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25
Rise Time	t_r		10 (typ)	45	10 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	45	24 (typ)	45	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N12L		RFL1N15L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFL1N12L, RFL1N15L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

6
LOGIC LEVEL
POWER MOSFETS

RFL1N12L, RFL1N15L




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

August 1991

Features


- 1A, 180V and 200V
- $r_{DS(ON)} = 3.65\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N18L and RFL1N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFL1N18L	RFL1N20L	UNITS	
Drain-Source Voltage	V_{DS}	180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	180	200	V
Continuous Drain Current				
RMS Continuous	I_D	1	1	A
Pulsed Drain Current	I_{DM}	4	4	A
Gate-Source Voltage	V_{GS}	± 10	± 10	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL1N18L, RFL1N20L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18L		RFL1N20L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 145\text{V}$	-	1	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.65	-	3.65	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	9.3	-	9.3	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.65	-	3.65	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (S)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	60	-	60	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	t_r		10 (typ)	30	10 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	t_f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

* Pulsed: Pulse duration = $300\mu\text{s}$ max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18L		RFL1N20L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFL1N18L, RFL1N20L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFL1N18L, RFL1N20L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFL2N05L RFL2N06L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features


- 2A, 50V and 60V
- $r_{DS(ON)} = 0.95\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL2N05L and RFL2N06L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFL2N05L	RFL2N06L	UNITS	
Drain-Source Voltage	V_{DS}	50	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	60	V
Continuous Drain Current				
RMS Continuous	I_D	2	2	A
Pulsed Drain Current	I_{DM}	10	10	A
Gate-Source Voltage	V_{GS}	± 10	± 10	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	8.33	8.33	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFL2N05L, RFL2N06L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05L		RFL2N06L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{V}$	-	1	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.95	-	0.95	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.95	-	0.95	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	225	-	225	pF
Output Capacitance	C_{OSS}		-	100	-	100	pF
Reverse Transfer Capacitance	C_{RSS}		-	40	-	40	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	20	10 (typ)	20	ns
Rise Time	t_r		65 (typ)	130	65 (typ)	130	ns
Turn-Off Delay Time	$t_{d(off)}$		20 (typ)	40	20 (typ)	40	ns
Fall Time	t_f		30 (typ)	60	30 (typ)	60	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	15	-	15	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL2N05L		RFL2N06L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFL2N05L, RFL2N06L




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFL2N05L, RFL2N06L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFP2N08L RFP2N10L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features


- 2A, 80V and 100V
- $r_{DS(ON)} = 1.05\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N08L and RFP2N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFP2N08L	RFP2N10L	UNITS
Drain-Source Voltage	V_{DS} 80	100	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 80	100	V
Continuous Drain Current	I_D 2	2	A
RMS Continuous	I_{DM} 5	5	A
Pulsed Drain Current	V_{GS} ± 10	± 10	V
Gate-Source Voltage	P_D 25	25	W
Maximum Power Dissipation	0.2	0.2	W/ $^\circ\text{C}$
$T_C = +25^\circ\text{C}$	TJ, TSTG -55 to +150	-55 to +150	$^\circ\text{C}$
Above $T_C = +25^\circ\text{C}$, Derate Linearly			
Operating and Storage Junction Temperature Range			

Specifications RFP2N08L, RFP2N10L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08L		RFP2N10L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 1\text{mA}, V_{GS} = 0$	80	-	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$	-	1	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 65\text{V}$	-	50	-	-	μA
		$V_{DS} = 80\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.05	-	1.05	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.5	-	2.5	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.05	-	1.05	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$		$I_D = 1\text{A}, V_{DD} = 50\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25
Rise Time	t_r	15 (typ)		45	15 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$	25 (typ)		45	25 (typ)	45	ns
Fall Time	t_f	20 (typ)		25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N08L		RFP2N10L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFP2N08L, RFP2N10L




Fig. 1 — Maximum operating areas for all types.






Fig. 2 — Power dissipation vs. temperature derating curve for all types.




92CS-37341

Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-37342

Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.



92CS-37343

Fig. 5 — Typical transfer characteristics for all types.

6
LOGIC LEVEL
POWER MOSFETS

RFP2N08L, RFP2N10L




Fig. 6 — Normalized switching waveforms for constant gate-current drive.




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.

August 1991

Features


- 2A, 120V and 150V
- $r_{DS(ON)} = 1.75\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N12L and RFP2N15L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFP2N12L	RFP2N15L	UNITS
Drain-Source Voltage	V_{DS} 120	120	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 120	150	V
Continuous Drain Current	I_D 2	2	A
RMS Continuous	I_{DM} 5	5	A
Pulsed Drain Current	V_{GS} ± 10	± 10	V
Gate-Source Voltage			
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 25	25	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP2N12L, RFP2N15L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12L		RFP2N15L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	120	-	150	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{V}$	-	1	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 100\text{V}$	-	50	-	-	μA
		$V_{DS} = 120\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.75	-	1.75	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	4.2	-	4.2	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	1.75	-	1.75	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	80	-	80	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 75\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	t_r		10 (typ)	45	10 (typ)	45	ns
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	45	24 (typ)	45	ns
Fall Time	t_f		20 (typ)	25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N12L		RFP2N15L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFP2N12L, RFP2N15L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. case temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFP2N12L, RFP2N15L




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFP2N18L RFP2N20L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features


- 2A, 180V and 200V
- $r_{DS(ON)} = 3.5\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP2N18L and RFP2N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFP2N18L	RFP2N20L	UNITS
Drain-Source Voltage	V_{DS} 180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 180	200	V
Continuous Drain Current			
RMS Continuous	I_D 2	2	A
Pulsed Drain Current	I_{DM} 4	4	A
Gate-Source Voltage	V_{GS} ± 10	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D 25	25	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP2N18L, RFP2N20L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18L		RFP2N20L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DS}	$I_D = 1\text{mA}, V_{GS} = 0$	180	-	200	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 145\text{V}$	-	1	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 145\text{V}$	-	50	-	-	μA
		$V_{DS} = 160\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.5	-	3.5	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	9	-	9	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	3.5	-	3.5	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	S (Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	200	-	200	pF
Output Capacitance	C_{OSS}		-	60	-	60	pF
Reverse Transfer Capacitance	C_{RSS}		-	35	-	35	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 100\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\text{V}, V_{GS} = 5\text{V}$	10 (typ)	25	10 (typ)	25	ns
Rise Time	t_r		10 (typ)	30	10 (typ)	30	ns
Turn-Off Delay Time	$t_{d(off)}$		25 (typ)	40	25 (typ)	40	ns
Fall Time	t_f		20 (typ)	25	20 (typ)	25	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP2N18L		RFP2N20L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = -1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 50\text{A}/\mu\text{s}$	200 (typ)	200 (typ)	200 (typ)	200 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFP2N18L, RFP2N20L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

6
LOGIC LEVEL
POWER MOSFETS

August 1991

Features


- 4A, 50V and 60V
- $r_{DS(ON)} = 0.8\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP4N05L and RFP4N06L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFP series types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFP4N05L	RFP4N06L	UNITS	
Drain-Source Voltage	V_{DS}	50	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	60	V
Continuous Drain Current				
RMS Continuous	I_D	4	4	A
Pulsed Drain Current	I_{DM}	10	10	A
Gate-Source Voltage	V_{GS}	± 10	± 10	V
Maximum Power Dissipation				
$T_C = +25^\circ\text{C}$	P_D	25	25	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.2	0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$

Specifications RFP4N05L, RFP4N06L

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05L		RFP4N06L		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0$	50	-	60	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 2\text{mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{V}$	-	1	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	1	μA
		$T_C = +125^\circ\text{C}$ $V_{DS} = 40\text{V}$	-	50	-	-	μA
		$V_{DS} = 50\text{V}$	-	-	-	50	mA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0$	-	100	-	100	nA
Drain-Source On-Voltage	$V_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	-	0.8	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.8	-	4.8	V
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	-	0.8	Ω
Forward Transconductance	g_{fs}^*	$I_D = 1\text{A}, V_{DS} = 10\text{V}$	800	-	800	-	$\text{S}(\bar{I})$
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$	-	225	-	225	pF
Output Capacitance	C_{OSS}		-	100	-	100	pF
Reverse Transfer Capacitance	C_{RSS}		-	40	-	40	pF
Turn-On Delay Time	$t_{d(on)}$	$I_D = 1\text{A}, V_{DD} = 30\text{V}$ $R_{GEN} = \infty,$ $R_{GS} = 6.25\Omega, V_{GS} = 5\text{V}$	10 (typ)	20	10 (typ)	20	ns
Rise Time	t_r		65 (typ)	130	65 (typ)	130	ns
Turn-Off Delay Time	$t_{d(off)}$		20 (typ)	40	20 (typ)	40	ns
Fall Time	t_f		30 (typ)	60	30 (typ)	60	ns
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		-	5	-	5	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFP4N05L		RFP4N06L		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V_{SD}^*	$I_{SD} = 1\text{A}$	-	1.4	-	1.4	V
Diode Reverse Recovery Time	t_{rr}	$I_F = 2\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	150 (typ)	150 (typ)	150 (typ)	150 (typ)	ns

* Pulse Test: Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

RFP4N05L, RFP4N06L




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

6
LOGIC LEVEL
POWER MOSFETS

RFP4N05L, RFP4N06L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

August 1991

Features


- 8A, 180V and 200V
- $r_{DS(ON)} = 0.5\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM8N18L and RFM8N20L and the RFP8N18L and RFP8N20L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFM8N18L	RFM8N20L	RFP8N18L	RFP8N20L	UNITS
Drain-Source Voltage	V_{DS} 180	200	180	200	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 180	200	180	200	V
Continuous Drain Current					
RMS Continuous	I_D 8	8	8	8	A
Pulsed Drain Current	I_{DM} 20	20	20	20	A
Gate-Source Voltage	V_{GS} ± 10	± 10	± 10	± 10	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DDs}	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{DS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	2.0	—	2.0	V
		$I_D=8\text{ A}$ $V_{GS}=5\text{ V}$	—	4.6	—	4.6	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	0.5	—	0.5	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=4\text{ A}$	3.0	—	3.0	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	900	—	900	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	250	—	250	
Reverse-Transfer Capacitance	C_{rss}		—	120	—	120	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=4\text{ A}$ $R_{gen}=\infty$ $R_{gs}=6.25\ \Omega$ $V_{GS}=5\text{ V}$	15(typ)	45	15(typ)	45	ns
Rise Time	t_r		45(typ)	150	45(typ)	150	
Turn-Off Delay Time	$t_d(off)$		100(typ)	135	100(typ)	135	
Fall Time	t_f		60(typ)	105	60(typ)	105	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$		RFM8N18L, RFM8N20L	—	1.67	—	
		RFP8N18L, RFP8N20L	—	2.083	—	2.083	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=4\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_I/d_t=100\text{ A}/\mu\text{s}$	250(typ)		250(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFM10N12L/15L RFP10N12L/15L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features


- 10A, 120V and 150V
- $r_{DS(ON)} = 0.3\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFM10N12L and RFM10N15L and the RFP10N12L and RFP10N15L are N-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFM10N12L	RFM10N15L	RFP10N12L	RFP10N15L	UNITS	
Drain-Source Voltage	V_{DS}	120	150	120	150	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	120	150	120	150	V
Continuous Drain Current						
RMS Continuous	I_D	10	10	10	10	A
Pulsed Drain Current	I_{DM}	25	25	25	25	A
Gate-Source Voltage	V_{GS}	± 10	± 10	± 10	± 10	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.6	0.6	0.48	0.48	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C

Specifications RFM10N12L, RFM10N15L, RFP10N12L, RFP10N15L

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12L RFP10N12L		RFM10N15L RFP10N15L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{ mA}$ $V_{GS} = 0$	120	—	150	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 2\text{ mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{ V}$	—	1	—	—	μA
		$V_{DS} = 120\text{ V}$	—	—	—	1	
		$T_C = 125^\circ\text{C}$ $V_{DS} = 100\text{ V}$	—	50	—	—	
		$V_{DS} = 120\text{ V}$	—	—	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = 5\text{ V}$	—	1.5	—	1.5	V
		$I_D = 10\text{ A}$ $V_{GS} = 5\text{ V}$	—	4	—	4	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 5\text{ A}$ $V_{GS} = 5\text{ V}$	—	0.3	—	0.3	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10\text{ V}$ $I_D = 5\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25\text{ V}$	—	1200	—	1200	pF
Output Capacitance	C_{oss}	$V_{GS} = 0\text{ V}$	—	250	—	250	
Reverse-Transfer Capacitance	C_{rss}	$f = 1\text{ MHz}$	—	120	—	120	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 75\text{ V}$ $I_D = 5\text{ A}$ $R_{gen} = \infty$ $R_{gs} = 6.25\ \Omega$ $V_{GS} = 5\text{ V}$	15(typ)	60	15(typ)	60	ns
Rise Time	t_r		50(typ)	135	50(typ)	135	
Turn-Off Delay Time	$t_{d(off)}$		90(typ)	135	90(typ)	135	
Fall Time	t_f		90(typ)	135	90(typ)	135	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM10N12L, RFM10N15L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP10N12L, RFP10N15L	—	2.083	—	2.083	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM10N12L RFP10N12L		RFM10N15L RFP10N15L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD} = 5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4\text{ A}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$	150 (typ.)		150 (typ.)		ns

^a Pulse Test: Width $\leq 300\ \mu\text{s}$, Duty cycle $\leq 2\%$




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFM10N12L, RFM10N15L, RFP10N12L, RFP10N15L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.



HARRIS

RFD12N06RLE, RFD12N06RLESM RFP12N06RLE, RFD3055RLE RFD3055RLESM, RFP3055RLE

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features




- 12A, 60V
- $r_{DS(on)} = 0.135\Omega$ (12N06)
- $r_{DS(on)} = 0.180\Omega$ (3055)
- Electrostatic Discharge Rated
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

These N-channel logic-level ESD protected power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD12N06RLE and RFD3055RLE are supplied in the JEDEC TO-251, RFD12N06RLESM and RFD3055RLESM in the JEDEC TO-252, and RFP12N06RLE and RFP3055RLE in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	60	V
Continuous Drain Current			
RMS Continuous	I_D	12	A
Pulsed Drain Current	I_{DM}	26	A
Gate-Source Voltage	V_{GS}	± 10	-5V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	40	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.32	W/ $^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve		2	KV
ESD, MIL-STD-883, Category B(2)			
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991

File Number **2407**

6
LOGIC LEVEL
POWER MOSFETS

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,
RFD3055RLE, RFD3055RLESM, RFP3055RLE**

ELECTRICAL CHARACTERISTICS, Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS		
		RFD12N06RLE RFD12N06RLESM RFP12N06RLE				
		Min	Max			
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}$ $V_{GS} = 0 \text{ V}$	60	—	V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 0.25 \text{ mA}$	1	2		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60 \text{ V}$, $V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	μA	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = +10 \text{ V}$ $V_{DS} = -5 \text{ V}$	—	10 10		
On Resistance	$r_{DS(on)}$	$V_{GS} = 5.0 \text{ V}$, $I_D = 12 \text{ A}$ $V_{GS} = 4.0 \text{ V}$, $I_D = 12 \text{ A}$	—	0.135 0.160	Ω	
Turn-On Time	$t_{(on)}$	See Fig. 13 $V_{DD} = 30 \text{ V}$, $I_D = 6 \text{ A}$ $R_L = 5.0 \Omega$ $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5 \text{ V}$, -0.6 V	—	60	ns	
Turn-On Delay Time	$t_{d(on)}$		12 (typ)	—		
Rise Time	t_r		20 (typ)	—		
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)	—		
Fall Time	t_f		12 (typ)	—		
Turn-Off Time	$t_{(off)}$		—	60		
Total Gate Charge	$Q_{g(tot)}$	$V_{GS} = 0-10 \text{ V}$	$V_{DD} = 48 \text{ V}$ $I_D = 12 \text{ A}$ $R_L = 4.0 \Omega$	—	40	nC
Gate Charge at 5 Volts	$Q_{g(5)}$	$V_{GS} = 0-5 \text{ V}$		—	20	
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0-1 \text{ V}$		—	1.5	
Plateau Voltage	$V_{(plateau)}$	$I_D = 12 \text{ A}$, $V_{DS} = 15 \text{ V}$	—	4.0	V	
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = 30 \text{ V}$, $I_D = 6 \text{ A}$ $L = 0.2 \mu\text{H}$, $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5.0 \text{ V}$, -0.6 V $R_L = 5.0 \Omega$	—	10	μJ	
Thermal Resistance Junction to Case	$R\theta_{JC}$		—	3.125	$^\circ\text{C/W}$	
Thermal Resistance Junction to Ambient	$R\theta_{JA}$	TO-251 & TO-252 packages TO-220 package	—	100 80		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Forward Voltage	V_{SD}	$I_{SD} = 12 \text{ A}$	—	1.2	V
Reverse Recovery Time	t_{rr}	$I_F = 12 \text{ A}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	200	ns

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,
RFD3055RLE, RFD3055RLESM, RFP3055RLE**

ELECTRICAL CHARACTERISTICS, Case Temperature (T_C) = 25° C Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		RFD3055RLE RFD3055RLESM RFP3055RLE			
		Min	Max		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}$ $V_{GS} = 0 \text{ V}$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$ $T_J = 150^\circ \text{ C}$	1 0.6	2 1.6	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = +10 \text{ V}$ $V_{DS} = -5 \text{ V}$	—	10 10	
On Resistance	$r_{DS(on)}$	$V_{GS} = 5.0 \text{ V}, I_D = 6 \text{ A}$	—	0.180	Ω
Turn-On Delay Time	$t_{d(on)}$	See Fig. 14	15 (typ)	—	ns
Rise Time	t_r	$V_{DD} = 25 \text{ V}, I_D = 6 \text{ A}$	55 (typ)	—	
Turn-Off Delay Time	$t_{d(off)}$	$V_{GS} = 5.0 \text{ V}, R_L = 4.17 \Omega$	80 (typ)	—	
Fall Time	t_f	$R_{gen} = R_{GS} = 50 \Omega$	50 (typ)	—	
Total Gate Charge	Q_g	$V_{DS} = 48 \text{ V}, I_D = 12 \text{ A}$	11 (typ)	17	nC
Gate Source Charge	Q_{gs}	$V_{GS} = 5 \text{ V}$	4 (typ)	—	
Gate Drain Charge	Q_{gd}	$R_L = 4.0 \Omega$	7 (typ)	—	
Plateau Voltage	$V_{(plateau)}$	$I_D = 12 \text{ A}, V_{DS} = 15 \text{ V}$	—	5.0	V
Turn-Off Energy Loss per Cycle	E_{off}	$V_{DD} = 30 \text{ V}, I_D = 6 \text{ A}$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS(clamp)} = +5.0 \text{ V}, -0.6 \text{ V}$ $R_L = 5.0 \Omega$	—	10	μJ
Thermal Resistance Junction to Case	$R_{\theta JC}$		—	3.125	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-251 & TO-252 packages TO-220 package	—	100 80	

6
LOGIC LEVEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Forward Voltage	V_{SD}	$I_{SD} = 12 \text{ A}$	—	1.2	V
Reverse Recovery Time	t_{rr}	$I_F = 12 \text{ A}$ $di_F/dt = 100 \text{ A}/\mu\text{s}$	—	200	ns

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




Fig. 1 - Safe-operating area curve. (Curves must be derated linearly with increase in case temperature.)




Fig. 2 - Unclamped-inductive-switching. Safe-operating-area. (Single pulse UIS SOA.)




Fig. 3 - Maximum continuous drain current vs. temperature.




Fig. 4 - Normalized power dissipation vs. temperature derating curve.




Fig. 5 - Typical saturation characteristics.




Fig. 6 - Typical transfer characteristics.

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




Fig. 7 - Normalized $r_{DS(on)}$ vs. V_{GS} .




Fig. 8 - Normalized $r_{DS(on)}$ vs. junction temperature.




Fig. 9 - Normalized gate threshold voltage vs. temperature.




Fig. 10 - Normalized drain source breakdown voltage vs. temperature.




Fig. 11 - Typical capacitance vs. voltage.






Fig. 12 - Typical switching waveforms for constant gate current. Refer to Harris application notes AN7254 and AN-7260.

**RFD12N06RLE, RFD12N06RLESM, RFP12N06RLE,
RFD3055RLE, RFD3055RLESM, RFP3055RLE**




SWITCHING TEST CIRCUIT




SWITCHING WAVEFORMS

92CM-43554

Fig. 13 - Resistive switching.




92GS-44274




SWITCHING WAVEFORMS

92GS-44273

Fig. 14 - Resistive switching.



92CS-42659



92CM-43553

Fig. 15 - Unclamped inductive switching test.

RFM12N08L/10L RFP12N08L/10L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features

- 12A, 80V and 100V
- $r_{DS(ON)} = 0.2\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM12N08L and RFM12N10L and the RFP12N08L and RFP12N10L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP12N08L is F12N08L and on type RFP12N10L is F12N10L.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	RFM12N08L	RFM12N10L	RFP12N08L	RFP12N10L	UNITS
Drain-Source Voltage	V_{DS} 80	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR} 80	100	80	100	V
Continuous Drain Current					
RMS Continuous	I_D 12	12	12	12	A
Pulsed Drain Current	I_{DM} 30	30	30	30	A
Gate-Source Voltage	V_{GS} ± 10	± 10	± 10	± 10	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 75	75	60	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					

Specifications RFM12N08L, RFM12N10L, RFP12N08L, RFP12N10L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25° C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08L RFP12N08L		RFM12N10L RFP12N10L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	V_{DSDS}	$I_D=1\text{ mA}$ $V_{GS}=0$	80	—	100	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=65\text{ V}$ $V_{DS}=80\text{ V}$	—	1	—	—	μA
		$T_c=125^\circ\text{ C}$ $V_{DS}=65\text{ V}$ $V_{DS}=80\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=5\text{ V}$	—	1.2	—	1.2	V
		$I_D=12\text{ A}$ $V_{GS}=5\text{ V}$	—	3.3	—	3.3	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=6\text{ A}$ $V_{GS}=5\text{ V}$	—	0.2	—	0.2	Ω
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=6\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	900	—	900	pF
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$	—	325	—	325	
Reverse-Transfer Capacitance	C_{rss}	$f=1\text{ MHz}$	—	170	—	170	
Turn-On Delay Time	$t_d(on)$	$V_{DS}=50\text{ V}$ $I_D=6\text{ A}$ $R_{gen}=\infty$ $R_{gs}=6.25\ \Omega$ $V_{GS}=5\text{ V}$	15(typ)	50	15(typ)	50	ns
Rise Time	t_r		70(typ)	150	70(typ)	150	
Turn-Off Delay Time	$t_d(off)$		100(typ)	130	100(typ)	130	
Fall Time	t_f		80(typ)	150	80(typ)	150	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM12N08L, RFM12N10L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP12N08L, RFP12N10L	—	2.083	—	2.083	

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM12N08L RFP12N08L		RFM12N10L RFP12N10L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=6\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F=4\text{ A}$ $d_{IF}/d_t=100\text{ A}/\mu\text{s}$	150(typ)		150(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFM12N08L, RFM12N10L, RFP12N08L, RFP12N10L




Fig. 6 — Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 — Typical saturation characteristics for all types.




Fig. 8 — Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 — Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 — Typical forward transconductance as a function of drain current for all types.




Fig. 11 — Switching Time Test Circuit.



HARRIS

RFD14N05L/05LSM RFP14N05L

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features




- 14A, 50V
- $r_{DS(on)} = 0.100\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature +150°C

Description

The RFD14N05L, RFD14N05LSM and RFP14N05L N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers, and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD14N05L is supplied in the JEDEC TO-251 plastic package, the RFD14N05LSM in the JEDEC TO-252 plastic package and the RFP14N05L in the JEDEC TO-220AB plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	V
Continuous Drain Current			
RMS Continuous	I_D	14	A
Pulsed Drain Current	I_{DM}	35	A
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	40	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.32	W/ $^\circ\text{C}$
Single Pulse Avalanche Rating, Refer to UIS SOA Curve,			
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991

File Number **2246**

6
LOGIC LEVEL
POWER MOSFETs

Specifications RFD14N05L, RFD14N05LSM, RFP14N05L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c) = 25° C Unless Otherwise Specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V	
Gate-Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2		
Zero-Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1	μA	
Gate-Source Leakage Current	$V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$	—	100		
Static Drain-Source On-Resistance	$I_D = 14 \text{ A}, V_{GS} = 5 \text{ V}$ $I_D = 14 \text{ A}, V_{GS} = 4 \text{ V}$	—	0.1 0.12	Ω	
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}$	—	60		
Turn-On Delay Time	$I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$ $R_L = 3.57 \Omega$ (See Figs. 10 & 11)	—	13 (typ.)	ns	
Rise Time		—	24 (typ.)		
Turn-Off Delay Time		—	42 (typ.)		
Fall Time		—	16 (typ.)		
Turn-Off Time		—	100		
Total Gate Charge	$V_{DD} = 40 \text{ V}$	$V_{GS} = 0-10 \text{ V}$	—	40	nC
Gate Charge at 5 V	$I_D = 14 \text{ A}$	$V_{GS} = 0-5 \text{ V}$	—	25	
Threshold Gate Charge	$R_L = 2.86 \Omega$	$V_{GS} = 0-1 \text{ V}$	—	1.5	
Plateau Voltage	$I_D = 14 \text{ A}, V_{DS} = 15 \text{ V}$	—	—	4	V
Turn-Off Energy Loss Per Cycle	$V_{DD} = 25 \text{ V}, I_D = 7 \text{ A}, L = 0.2 \mu\text{H}$, $R_L = 3.57 \Omega, I_{g1} = I_{g2} = 0.2 \text{ A}$, $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$	—	—	14	μJ
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	—	3.125	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	TO-251 & TO-252	—	100	
		TO-220	—	80	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	V_{SD} $I_{SD} = 14 \text{ A}$	—	1.5	V
Reverse Recovery Time	$I_F = 14 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in case temperature.)

RFD14N05L, RFD14N05LSM, RFP14N05L




Fig. 2 - Maximum continuous drain current vs. temperature.




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized $r_{DS(on)}$ vs. V_{GS} .




Fig. 7 - Normalized $r_{DS(on)}$ vs. junction temperature.

RFD14N05L, RFD14N05LSM, RFP14N05L




Fig. 8 - Gate threshold voltage vs. temperature.




Fig. 9 - Drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Normalized switching waveforms for constant gate current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 12 - Resistive switching.




Fig. 13 - Unclamped energy test circuit.




Fig. 14 - Unclamped energy waveforms.

RFM15N05L/06L RFP15N05L/06L

N-Channel Logic Level
Power Field-Effect Transistors (L²FET)

August 1991

Features

- 15A, 50V and 60V
- $r_{DS(ON)} = 0.14\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFM15N05L and RFM15N06L and the RFP15N05L and RFP15N06L are N-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The RFM series types are supplied in the JEDEC TO-204AA steel package and the RFP series types in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP15N05L is F15N05L and on type RFP15N06L is F15N06L.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C) Unless Otherwise Specified

	RFM15N05L	RFM15N06L	RFP15N05L	RFP15N06L	UNITS	
Drain-Source Voltage	V _{DS}	50	60	50	60	V
Drain-Gate Voltage (R _{GS} = 1MΩ)	V _{DGR}	50	60	50	60	V
Continuous Drain Current						
RMS Continuous	I _D	15	15	15	15	A
Pulsed Drain Current	I _{DM}	40	40	40	40	A
Gate-Source Voltage	V _{GS}	±10	±10	±10	±10	V
Maximum Power Dissipation						
T _C = +25°C	P _D	75	75	60	60	W
Above T _C = +25°C, Derate Linearly		0.6	0.6	0.48	0.48	W/°C
Operating and Storage Junction	T _J , T _{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	°C
Temperature Range						

Specifications RFM15N05L, RFM15N06L, RFP15N05L, RFP15N06L

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05L RFP15N05L		RFM15N06L RFP15N06L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{ mA}$ $V_{GS} = 0$	50	—	60	—	V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{ mA}$	1	2	1	2	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{ V}$ $V_{GS} = 50\text{ V}$	—	1	—	—	μA
		$T_C = 125^\circ\text{C}$ $V_{DS} = 40\text{ V}$ $V_{GS} = 50\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{ V}$ $V_{DS} = 0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 7.5\text{ A}$ $V_{GS} = 5\text{ V}$	—	1.05	—	1.05	V
		$I_D = 15\text{ A}$ $V_{GS} = 5\text{ V}$	—	3.0	—	3.0	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 7.5\text{ A}$ $V_{GS} = 5\text{ V}$	—	0.14	—	0.14	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 10\text{ V}$ $I_D = 7.5\text{ A}$	4.0	—	4.0	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25\text{ V}$	—	900	—	900	pF
Output Capacitance	C_{oss}	$V_{GS} = 0\text{ V}$	—	450	—	450	
Reverse-Transfer Capacitance	C_{riss}	$f = 1\text{ MHz}$	—	200	—	200	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30\text{ V}$ $I_D = 7.5\text{ A}$ $R_{gen} = \infty$ $R_{gs} = 6.25\ \Omega$ $V_{GS} = 5\text{ V}$	16(typ)	40	16(typ)	40	ns
Rise Time	t_r		250(typ)	325	250(typ)	325	
Turn-Off Delay Time	$t_{d(off)}$		200(typ)	325	200(typ)	325	
Fall Time	t_f		225(typ)	325	225(typ)	325	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM15N05L, RFM15N06L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP15N05L, RFP15N06L	—	2.083	—	2.083	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM15N05L RFP15N05L		RFM15N06L RFP15N06L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}^a	$I_{SD} = 7.5\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_{rr}	$I_F = 4\text{ A}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$	225 (typ.)		225 (typ.)		ns

^a Pulsed: Pulse duration = 300 μs , duty cycle = 2%.

RFM15N05L, RFM15N06L, RFP15N05L, RFP15N06L




Fig. 1 - Maximum safe operating areas for all types.




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

RFD16N05L RFD16N05LSM

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features



- 16A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- UIS SOA Rating Curves (Single Pulse)
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature +150°C

Description

The RFD16N05L and RFD16N05LSM N-channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFD16N05L and RFD16N05LSM were designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFD16N05L is supplied in the JEDEC TO-251 plastic package and the RFD16N05LSM in the JEDEC TO-252 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	V
Continuous Drain Current			
RMS Continuous	I_D	16	A
Pulsed Drain Current	I_{DM}	45	A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve			
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.48	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	°C

RFD16N05L, RFD16N05LSM

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C unless otherwise specified:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V	
Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2		
Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	μA	
Gate-Source Leakage Current	$V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$	—	100	nA	
Static Drain-Source On Resistance	$I_D = 16 \text{ A}, V_{GS} = 5 \text{ V}$ $I_D = 16 \text{ A}, V_{GS} = 4 \text{ V}$	—	0.047 0.056	Ω	
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}$ $I_{g1} = I_{g2} = 0.4 \text{ A}$ $V_{GS} \text{ (clamp)} + 5 \text{ V}, -0.6 \text{ V}$ $R_L = 3.125 \Omega$	—	60	ns	
Turn-On Delay Time		—	14 (typ.)		
Rise Time		—	30 (typ.)		
Turn-Off Delay Time		—	42 (typ.)		
Fall Time		—	14 (typ.)		
Turn-Off Time		—	100		
Total Gate Charge	$V_{GS} = 0-10 \text{ V}$	$V_{DD} = 40 \text{ V}$	—	80	nC
Gate Charge at 5 V	$V_{GS} = 0-5 \text{ V}$	$I_D = 16 \text{ A}$	—	45	
Threshold Gate Charge	$V_{GS} = 0-1 \text{ V}$	$R_L = 2.5 \Omega$	—	3	
Plateau Voltage	$V_{GS} = 0-1 \text{ V}$	$I_D = 16 \text{ A}, V_{DS} = 15 \text{ V}$	—	4	V
Turn-Off Energy Loss per Cycle	$V_{DD} = 25 \text{ V}, I_D = 8 \text{ A}, R_L = 3.125 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 0.8 \text{ A}$ $V_{GS} \text{ (clamp)} + 5 \text{ V}, -0.6 \text{ V}$	—	—	19	μJ
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	—	2.083	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	—	—	100	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	$I_{SD} = 16 \text{ A}$	—	1.5	V
Reverse Recovery Time	$I_F = 16 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns

6
LOGIC LEVEL
POWER MOSFETS




Fig. 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.

RFD16N05L, RFD16N05LSM




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized $r_{ds(on)}$ vs. junction temperature.




Fig. 7 - Normalized $r_{ds(on)}$ vs. V_{gs} .




Fig. 8 - Typical normalized gate threshold voltage.

Specifications RFD16N05L, RFD16N05LSM




Fig. 9 - Drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Normalized switching waveforms for constant gate current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 12 - Resistive switching.




Fig. 13 - Unclamped energy test circuit.




Fig. 14 - Unclamped energy waveforms.

6
LOGIC LEVEL
POWER MOSFETS

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 17A, 60V
- $r_{DS(ON)} = 0.100\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP17N06L is an N-Channel enhancement mode silicon-gate power field effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high power bipolar transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP17N06L is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	60	V
Continuous Drain Current	I_D	17	A
RMS Continuous			
Pulsed Drain Current	I_{DM}	50	A
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

Specifications RFP17N06L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 1.0 \text{ mA}, V_{GS} = 0 \text{ V}$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$	1	2	
Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10 \text{ V}$	—	100	nA
On Resistance	$R_{DS(on)}$ $I_D = 8.5 \text{ A}, V_{GS} = 4.0 \text{ V}$	—	0.150	Ω
	$I_D = 8.5 \text{ A}, V_{GS} = 5.0 \text{ V}$	—	0.100	
	$I_D = 17.0 \text{ A}, V_{GS} = 5.0 \text{ V}$	—	0.130	
Forward Transconductance	g_{FS} $I_D = 8.5 \text{ A}, V_{DS} = 5.0 \text{ V}$	6.0	—	S
Turn-On Delay Time	$T_d(on)$ $V_{DD} = 30 \text{ V}, I_D = 8.5 \text{ A}$	—	40	ns
Rise Time	T_R $R_{GEN} = 12.5 \text{ ohms}$	—	150	
Turn-Off Delay Time	$T_d(off)$ $R_{GS} = 12.5 \text{ ohms}$	—	240	
Fall Time	T_F $V_{GS} = +5 \text{ V}$	—	110	
Total Gate Charge	$Q_g(\text{total})$ $I_D = 8.5 \text{ A}, V_{DD} = 30 \text{ V}$ $V_{GS} = 10 \text{ V}, R_L = 3.5 \text{ ohms}$	—	45	
Gate Charge at 5 volts	$Q_g(5)$ $V_{GS} = 5 \text{ V}$	—	25	nC
Threshold Gate Charge	$Q_g(th)$ $V_{GS} = 1 \text{ V}$	—	2.0	
Thermal Resistance Junction to Case	$R_{\theta JC}$	—	2.083	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	—	80	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Forward Voltage	V_{SD} $I_{SD} = 17 \text{ A}$	—	1.2	V
Reverse Recovery Time	t_{rr} $I_F = 17 \text{ A}, di_F/dt = 100 \text{ A}/\mu\text{s}$	115 (typ)		ns




Fig. 1 - Maximum safe operating areas for all types.

6
LOGIC LEVEL
POWER MOSFETS

RFP17N06L




Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance vs. junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (MegaFETs)

August 1991

Features


- 25A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Operating Temperature +150°C

Description

The RFP25N05L is an N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05L was designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFP25N05L is supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	V
Continuous Drain Current			
RMS Continuous	I_D	25	A
Pulsed Drain Current	I_{DM}	65	A
Single Pulse Avalanche Energy Rating, Refer to UIS SOA Curve*			
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	60	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

* See Figures 13, 14 and 15

Specifications RFP25N05L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c) = 25°C unless otherwise specified:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	50	—	V
Gate Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2	
Zero Gate Voltage Drain Current	I_{DSS} $V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1 50	μA
Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$	—	100	nA
Static Drain-Source On Resistance	$r_{DS(on)}$ $I_D = 25 \text{ A}, V_{GS} = 5 \text{ V}$ $I_D = 25 \text{ A}, V_{GS} = 4 \text{ V}$	—	0.047 0.056	Ω
Turn-On Time	$V_{DD} = 25 \text{ V}, I_D = 12.5 \text{ A}$ $I_{g1} = I_{g2} = 1 \text{ A}$ $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$ $R_L = 2 \Omega$	—	60	ns
Turn-On Delay Time		—	15 (typ.)	
Rise Time		—	35 (typ.)	
Turn-Off Delay Time		—	40 (typ.)	
Fall Time		—	14 (typ.)	
Turn-Off Time		—	100	
Total Gate Charge		$Q_g(\text{total})$ $V_{GS} = 0-10 \text{ V}$	$V_{DD} = 40 \text{ V}$	
Gate Charge at 5 V	$Q_g(5)$ $V_{GS} = 0-5 \text{ V}$	$I_D = 25 \text{ A}$	—	
Threshold Gate Charge	$Q_g(th)$ $V_{GS} = 0-1 \text{ V}$	$R_L = 1.6 \Omega$	—	
Plateau Voltage	$V(\text{plateau})$ $I_D = 25 \text{ A}, V_{DS} = 15 \text{ V}$	—	4	V
Turn-Off Energy Loss per Cycle	E_{off} $V_{DD} = 25 \text{ V}, I_D = 12.5 \text{ A}, R_L = 2 \Omega$ $L = 0.2 \mu\text{H}, I_{g1} = I_{g2} = 1 \text{ A}$ $V_{GS}(\text{clamp}) + 5 \text{ V}, -0.6 \text{ V}$	—	30	μJ
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	2.083	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	—	80	

6
LOGIC LEVEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS:

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage	V_{SD} $I_{SD} = 25 \text{ A}$	—	1.5	V
Reverse Recovery Time	t_{rr} $I_F = 25 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	—	125	ns




Fig. 1 - Safe operating area curve. (Curves must be derated linearly with increase in temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized $r_{DS(on)}$ vs. V_{GS} .




Fig. 7 - Normalized $r_{DS(on)}$ vs. junction temperature.




Fig. 8 - Typical normalized gate threshold voltage.

RFP25N05L




Fig. 9 - Drain source breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Normalized switching waveforms for constant gate-current.
(Refer to application notes AN-7254 and AN-7260.)




Fig. 12 - Resistive switching.

6
LOGIC LEVEL
POWER MOSFETS

RFP25N05L




Fig. 13 - Unclamped energy test circuit.




Fig. 14 - Unclamped energy waveforms.




Fig. 15 - Unclamped-Inductive-Switching SOA
(Single Pulse UIS SOA)

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (L²FET)

August 1991

Features

- 25A, 60V
- $r_{DS(ON)} = 0.085\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The RFP25N06L is an N-Channel enhancement-mode silicon-gate power field-effect transistor specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V - 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFP25N06L is supplied in the JEDEC TO-220AB plastic package.


Because of space limitations branding (marking) on type RFP25N06L is F25N06L.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

			UNITS
Drain-Source Voltage	V_{DS}	60	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	60	V
Continuous Drain Current			
RMS Continuous	I_D	25	A
RMS Continuous @ $T_C = +85^\circ\text{C}$		18	A
Pulsed Drain Current	I_{DM}	60	A
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	75	W
Above $T_C = +25^\circ\text{C}$ Derate Linearly		0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$


Specifications RFP25N06L

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25° C Unless Otherwise Specified

CHARACTERISTICS	TEST CONDITIONS	LIMITS		UNITS	
		RFP25N06L			
		MIN.	MAX.		
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}$ $V_{GS} = 0$	60	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ $I_D = 1 \text{ mA}$	1	2	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40 \text{ V}$	—	—	μA
		$V_{DS} = 50 \text{ V}$	—	1	
		$T_c = 125^\circ \text{C}$ $V_{DS} = 40 \text{ V}$ $V_{DS} = 50 \text{ V}$	—	— — 50	
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = 10 \text{ V}$ $V_{DS} = 0$	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	1.06	V
		$I_D = 25 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	2.5	
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 12.5 \text{ A}$ $V_{GS} = 5 \text{ V}$	—	0.085	Ω
Forward Transconductance	g_{fs}^a	$V_{DS} = 5 \text{ V}$ $I_D = 12.5 \text{ A}$	5	—	mho
Input Capacitance	C_{iss}	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	—	2000	pF
Output Capacitance	C_{oss}		—	900	
Reverse Transfer Capacitance	C_{rss}		—	400	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = 30 \text{ V}$	18 (typ.)	60	ns
Rise Time	t_r	$I_D = 12.5 \text{ A}$	120 (typ.)	225	
Turn-Off Delay Time	$t_{d(off)}$	$R_{gen} = \infty$	123 (typ.)	225	
Fall Time	t_f	$R_{gs} = 6.25 \Omega$ $V_{GS} = 5 \text{ V}$	123 (typ.)	200	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	RFP25N06L	—	1.67	°C/W


^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFP25N06L




92GS-44238

Fig. 1 - Maximum operating areas for all types.




92CS-42990

Fig. 2 - Power dissipation vs. case temperature derating curve for all types.




92CS-42997

Fig. 3 - Maximum continuous drain current vs. case temperature.



92CS-37066

Fig. 4 - Typical normalized gate threshold voltage as a function of junction temperature for all types.



92CS-42991

Fig. 5 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 6 - Typical transfer characteristics for all types.




Fig. 7 - Typical output characteristics for all types.




Fig. 8 - Typical saturation characteristics for all types.




Fig. 9 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 10 - Typical capacitance vs. voltage.




Fig. 11 - Typical forward transconductance as a function of drain current for all types.

RFP25N06L




Fig. 12 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.

RFP50N05L RFG50N05L

N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistors (MegaFETs)

August 1991

Features



- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFP50N05L and RFG50N05L N-channel logic-level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use with logic-level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers, and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate bias in the 3V - 5V range, thereby facilitating true on-off power control directly from integrated circuit supply voltages.


The RFP50N05L is supplied in the JEDEC TO-220AB plastic package and the RFG50N05L is supplied in the TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Maximum Ratings, Absolute-Maximum Values ($T_C = +25^\circ\text{C}$)

			UNITS
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	V_{DGR}	50	V
Continuous Drain Current			
RMS Continuous	I_D	50	A
Pulsed Drain Current	I_{DM}	130	A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve			
Gate-Source Voltage	V_{GS}	± 10	V
Maximum Power Dissipation			
$T_C = +25^\circ\text{C}$	P_D	110	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly		0.88	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	$^\circ\text{C}$

Specifications RFP50N05L, RFG50N05L

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTICS	TEST CONDITIONS	LIMITS		UNITS		
		MIN	MAX.			
Drain-Source Breakdown Voltage	BVDSS	ID = 0.25 mA, VGS = 0 V	50	-	V	
Gate Threshold Voltage	VGS(th)	VGS = VDS, ID = 0.25 mA	1	2		
Zero Gate Voltage Drain Current	IDSS	VDS = 40 V, VGS = 0 V Tc = 150°C	-	1 50	μA	
Gate-Source Leakage Current	IGSS	VGS = ±10 V, VDS = 0 V	-	100	nA	
Static Drain-Source on Resistance	rDS(on)	ID = 50 A, VGS = 5 V ID = 50 A, VGS = 4 V	-	0.022 0.027	Ω	
Turn-On Time	t(on)	VDD = 25 V, ID = 25 A I _{g1} = I _{g2} = 2 A VGS (clamp): +5 V, -0.6 V RL = 1 Ω	-	100	ns	
Turn-On Delay Time	td(on)		15 (typ)	-		
Rise Time	tr		50 (typ)	-		
Turn-Off Delay Time	td(off)		50 (typ)	-		
Fall Time	tr		15 (typ)	-		
Turn-Off Time	t(off)		-	100		
Total Gate Charge	Qg(total)		VGS = 0 to 10 V	VDD = 40 V ID = 50 A RL = 0.8 Ω		-
Gate Charge at 10V	Qg(10)	VGS = 0 to 5 V	-		80	
Threshold Gate Charge	Qg(th)	VGS = 0 to 1 V	-		6	
Plateau Voltage	V(plateau)	ID = 50 A, VDS = 15 V	-	4	V	
Turn-Off Energy Loss per Cycle	E _{off}	VDD = 25 V, ID = 25 A, RL = 1 Ω L = 0.2 μH, I _{g1} = I _{g2} = 2 A VGS (clamp): +5 V, -0.6 V	-	150	μJ	
Thermal Resistance, Junction to Case	RθJC		-	1.14	°C/W	
Thermal Resistance, Junction to Ambient	RθJA		-	80		

6
LOGIC LEVEL
POWER MOSFETS

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS	TEST CONDITIONS	LIMITS		UNITS	
		MIN	MAX.		
Diode Forward Voltage	VSD	ISD = 50 A	-	1.5	V
Reverse Recovery Time	trr	ISD = 50 A, dISD/dt = 100 A/μs	-	1.25	ns




Figure 1 - Safe operating area curve.
(Curves must be derated linearly with increase in temperature.)




Figure 2 - Unclamped-inductive-switching safe-operating-area (single pulse UIS SOA). See Figure 14 for test circuit.

RFP50N05L, RFG50N05L




Figure 3 - Maximum continuous drain current vs. temperature.




Figure 4 - Normalized power dissipation vs temperature derating curve.




Figure 5 - Typical saturation characteristics.




Figure 6 - Typical transfer characteristics.




Figure 7 - Normalized R_{ds(on)} vs junction temperature.




Figure 8 - Normalized R_{ds(on)} vs V_{gs}.

RFP50N05L, RFG50N05L




Figure 9 - Normalized gate threshold voltage.




Figure 10 - Normalized drain source breakdown voltage vs temperature.




Figure 11 - Typical capacitance vs voltage.






Figure 12 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN7254 and AN-7260.



Switching Test Circuit



Switching Waveforms

Figure 13 - Resistive switching.

RFP50N05L, RFG50N05L




Figure 14 - Unclamped-inductive-switching test.

POWER MOSFETS

7

INSULATED GATE BIPOLAR TRANSISTORS


	PAGE
IGBT PART NUMBERING SYSTEM AND PRODUCT OFFERINGS	7-3
DATA SHEETS	
2N6975	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6976	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6977	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
2N6978	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) 7-5
HGTD6N40E1, S, HGTD6N50E1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-9
HGTP6N40E1D, HGTP6N50E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode 7-13
HGTD10N40F1, S, HGTD10N50F1, S	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-18
HGTP10N40C1, E1, HGTP10N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTP10N40C1D, E1D, HGTP10N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode 7-27
HGTP10N40F1D, HGTP10N50F1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode 7-32
HGTH12N40C1, E1, HGTH12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTH12N40C1D, E1D, HGTH12N50C1D, E1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode 7-37
HGTM12N40C1, E1, HGTM12N50C1, E1	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) 7-22
HGTG12N60D1D	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode 7-42

7
INSULATED GATE
BIPOLAR TRANSISTOR

INSULATED-GATE BIPOLAR TRANSISTORS (Continued)

DATA SHEETS	PAGE
HGTM12N60D1	7-47
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP12N60D1	7-51
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTP15N40C1, E1 HGTP15N50C1, E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTH20N40C1, E1 HGTH20N50C1, E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTH20N40C1D, E1D HGTH20N50C1D, E1D	7-60
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode	
HGTM20N40C1, E1 HGTM20N50C1, E1	7-55
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)	
HGTG20N50C1D	7-65
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode	
HGTG20N100D2	7-70
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTG24N60D1	7-74
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTG24N60D1D	7-78
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode	
HGTM24N60D1	7-83
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTA32N60E2	7-87
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	
HGTG32N60E2	7-91
N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	

PART NUMBERING SYSTEM AND PRODUCT OFFERINGS



HARRIS IGBT PRODUCT OFFERINGS

OLD NUMBER	NEW NUMBER	I CONTINUOUS $T_C = +90^\circ\text{C}$ (AMP)	I PEAK (AMP)	T FALL AT $T_J = +125^\circ\text{C}$	PACKAGE
400 VOLTS					
IGTD3N40	HGTD6N40E1	6	7.5	1 μs	D Pack
IGTD3N40SM	HGTD6N40E1S	6	7.5	1 μs	D Pack Surface Mount
IGTD5N40	HGTD10N40F1	10	12	1.2 μs	D Pack
IGTD5N40SM	HGTD10N40F1S	10	12	1.2 μs	D Pack Surface Mount
IGTP10N40	HGTP10N40E1	10	17.5	1 μs	TO-220
IGTP10N40A	HGTP10N40C1	10	17.5	500ns	TO-220
IGTH10N40	HGTH12N40E1	12	17.5	1 μs	TO-218
IGTM10N40	HGTM12N40E1	12	17.5	1 μs	TO-204
IGTH10N40A	HGTH12N40C1	12	17.5	500ns	TO-218
IGTM10N40A	HGTM12N40C1	12	17.5	500ns	TO-204
IGTP20N40	HGTP15N40E1	15	35	1 μs	TO-220
IGTP20N40A	HGTP15N40C1	15	35	500ns	TO-220
IGTH20N40	HGTH20N40E1	20	35	1 μs	TO-218
IGTM20N40	HGTM20N40E1	20	35	1 μs	TO-204
IGTH20N40A	HGTH20N40C1	20	35	500ns	TO-218
IGTM20N40A	HGTM20N40C1	20	35	500ns	TO-204
500V					
IGTD3N50	HGTD6N50E1	6	7.5	1 μs	D Pack
IGTD3N50SM	HGTD6N50E1S	6	7.5	1 μs	D Pack Surface Mount
IGTD5N50	HGTD10N50F1	10	12	1.2 μs	D Pack
IGTD5N50SM	HGTD10N50F1S	10	12	1.2 μs	D Pack Surface Mount
IGTP10N50	HGTP10N50E1	10	17.5	1 μs	TO-220
IGTP10N50A	HGTP10N50C1	10	17.5	500ns	TO-220
IGTH10N50	HGTH12N50E1	12	17.5	1 μs	TO-218
IGTM10N50	HGTM12N50E1	12	17.5	1 μs	TO-204
IGTP20N50	HGTP15N50E1	15	35	1 μs	TO-220
IGTP20N50A	HGTP15N50C1	15	35	500ns	TO-220
IGTH20N50	HGTH20N50E1	20	35	1 μs	TO-218
IGTM20N50	HGTM20N50E1	20	35	1 μs	TO-204
IGTH20N50A	HGTH20N50C1	20	35	500ns	TO-218
IGTM20N50A	HGTM20N50C1	20	35	500ns	TO-204
600V					
IGT6D10, 11, E10, 11	HGTM12N60D1	12	48	600ns	TO-204
IGT4D10, 11, E10, 11	HGTP12N60D1	12	48	600ns	TO-220
GSi510/IGT5E10CS	HGTB12N60D1C	12	48	600ns	TO-220 I Sense
IGT8D20, 21, E20, 21	HGTG24N60D1	24	96	600ns	TO-247
IGT6D20, 21, E20, 21	HGTM24N60D1	24	96	600ns	TO-204
GSi525/IGT7E20CS	HGTA24N60D1C	24	96	600ns	TO-218 I Sense
NEW	HGTA32N60E2	32	200	800ns	TO-218 5 Lead
NEW	HGTG32N60E2	32	200	800ns	TO-247
NEW	HGTM32N60E2	32	200	800ns	TO-204
1000V					
NEW	HGTG20N100D2	20	100	680ns	TO-247
NEW	HGTM20N100D2	20	100	680ns	TO-204
NEW	HGTG34N100E2	34	200	870ns	TO-247
NEW	HGTM34N100E2	34	200	870ns	TO-204
400V "IGBT PLUS DIODE COMBINATIONS"					
NEW	HGTP6N40E1D	6	7.5	1 μs	TO-220 With Diode
NEW	HGTP10N40F1D	10	12	1.2 μs	TO-220 With Diode
IGTP10N40D	HGTP10N40E1D	10	17.5	1 μs	TO-220 With Diode
IGTP10N40AD	HGTP10N40C1D	10	17.5	500ns	TO-220 With Diode
500V "IGBT PLUS DIODE COMBINATIONS"					
NEW	HGTP6N50E1D	6	7.5	1 μs	TO-220 With Diode
NEW	HGTP10N50F1D	10	12	1.2 μs	TO-220 With Diode
IGTP10N50D	HGTP10N50E1D	10	17.5	1 μs	TO-220 With Diode
IGTP10N50AD	HGTP10N50C1D	10	17.5	500ns	TO-220 With Diode
NEW	HGTG20N50C1D	20	35	500ns	TO-247 With Diode
600V "IGBT PLUS DIODE COMBINATIONS"					
NEW	HGTG12N60D1D	12	48	600ns	TO-247 With Diode
NEW	HGTG24N60D1D	24	96	600ns	TO-247 With Diode

2N6975, 2N6976, 2N6977, 2N6978

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

Features

- 5A, 400V and 500V
- $V_{CE(ON)}$: 2V
- T_{fi} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

Applications

- Power Supplies
- Motor Drives
- Protection Circuits


Description

The 2N6975, 2N6976, 2N6977 and the 2N6978 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

These types are supplied in the JEDEC TO-204AA steel package.


Package

JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified.

	2N6975/2N6977	2N6976/2N6978	UNITS
Collector-Emitter Voltage	400*	500*	V
Collector-Gate Voltage ($R_{GE} = 1\text{M}\Omega$)	400*	500*	V
Reverse Collector-Emitter Voltage	5*	5*	V
Gate-Emitter Voltage	$\pm 20^*$	$\pm 20^*$	V
Collector Current Continuous	5*	5*	A
Collector Current Pulsed	10*	10*	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	100*	100*	W
Power Dissipation Derating Above $T_C = 25^\circ\text{C}$	0.8*	0.8*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150*	-55 to +150*	$^\circ\text{C}$

* JEDEC registered value.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications 2N6975, 2N6976, 2N6977, 2N6978

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			2N6975 2N6977		2N6976 2N6978		
			Min.	Max.	Min.	Max.	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1 \text{ mA}$ $V_{GE} = 0$	400*	—	500*	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1 \text{ mA}$	2*	4.5*	2*	4.5*	V
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400 \text{ V}$	—	250*	—	—	μA
		$V_{CE} = 500 \text{ V}$	—	—	—	250*	
		$T_C = 125^\circ\text{C}$	—	—	—	—	
		$V_{CE} = 400 \text{ V}$ $V_{CE} = 500 \text{ V}$	—	1000*	—	1000*	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20 \text{ V}$ $V_{CE} = 0$	—	100*	—	100*	nA
Reverse Collector-Emitter Leakage Current	I_{ECS}	$R_{GE} = 0 \Omega$ $V_{EC} = 5 \text{ V}$	—	5*	—	5*	mA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_C = 5 \text{ A}$ $V_{GE} = 10 \text{ V}$	—	2*	—	2*	V
		$I_C = 10 \text{ A}$ $V_{GE} = 20 \text{ V}$	—	2.5	—	2.5	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 5 \text{ A}$ $V_{CE} = 10 \text{ V}$	3.4*	6.8*	3.4*	6.8*	V
On-State Gate Charge	$Q_{g(on)}$	$I_C = 5 \text{ A}$ $V_{CE} = 10 \text{ V}$	12*	25*	12*	25*	nC
Turn-On Delay Time	$t_{d(on)}$	$I_C = 5 \text{ A}$ $V_{CE(CLPI)} = 300 \text{ V}$ $L = 50 \mu\text{H}$ $T_J = 125^\circ\text{C}$ $V_{GE} = 10 \text{ V}$ $R_G = 50 \Omega$	50 max				ns
Rise Time	t_r		50 max				
Turn-Off Delay Time	$t_{d(off)}$		400 max *				
Fall Time	t_f		2N6975 2N6976	1000 max*			
Turn-Off Energy Loss per Cycle (off switching dissipation = E_{off} x frequency)	E_{off}	$I_C = 5 \text{ A}$ $V_{CE(CLPI)} = 300 \text{ V}$ $L = 50 \mu\text{H}$ $T_J = 125^\circ\text{C}$ $V_{GE} = 10 \text{ V}$ $R_G = 50 \Omega$	2N6975 2N6977	1000 max*			μJ
			2N6976 2N6978	500 max*			
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		1.25*				$^\circ\text{C/W}$

*JEDEC registered value.




Fig. 1 - Typical normalized gate threshold voltage as a function of junction temperature for all types.






Fig. 2 - Normalized thermal response characteristics for all types.

2N6975, 2N6976, 2N6977, 2N6978




92GS-44221

Fig. 3 - Typical transfer characteristics for all types.




92GS-44222

Fig. 4 - Typical saturation characteristics for all types.




VCE2N6975CF1

Fig. 5 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




CAPRCM10N50AM1

Fig. 6 - Capacitance as a function of collector-to-emitter voltage for all types.



92GS-44223

Fig. 7 - Inductive switching test circuit.



92CS-39974R1

Fig. 8 - Typical inductive switching waveforms.

7
INSULATED GATE
BIPOLAR TRANSISTOR

2N6975, 2N6976, 2N6977, 2N6978




Fig. 9 - Maximum operating frequency vs collector current (typical).




Fig. 10 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN-7254 and AN-7260.)

HGTD6N40E1/E1S HGTD6N50E1/E1S

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

Features

- 6 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{Fall} : 1 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

Applications


- Power Supplies
- Motor Drives
- Protective Circuits

Description


The HGTD6N40E1, HGTD6N40E1S, HGTD6N50E1, and HGTD6N50E1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits. The HGTD6N40E1 and the HGTD6N50E1 are supplied in the JEDEC TO-251AA plastic package. The HGTD6N40E1S and the HGTD6N50E1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

Package

HGTD6N40E1, HGTD6N50E1
TO-251AA
TOP VIEW




HGTD6N40E1S, HGTD6N50E1S
TO-252AA
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTD6N40E1 HGTD6N40E1S	HGTD6N50E1 HGTD6N50E1S	UNITS
Collector-Emitter Voltage	V_{CES} 400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	V_{CGR} 400	500	V
Gate-Emitter Voltage	V_{GE} ± 20	± 20	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$	I_{C25} 7.5	7.5	A
at $T_C = 90^\circ\text{C}$	I_{C90} 6	6	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	P_D 60	60	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		HGTD6N40E1 HGTD6N40E1S		HGTD6N50E1 HGTD6N50E1S			
		MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\ \mu\text{A}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\ \text{mA}$	2	4.5	2	4.5	
Zero-Gate Voltage Collector Current	I_{CES}	$T_J = 150^\circ\text{C}$ $V_{CE} = 400\ \text{V}$ $V_{CE} = 500\ \text{V}$	—	250	—	— 250	μA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\ \text{V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 3\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.9	—	2.9	V
		$I_C = 3\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 3\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 3\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.4	—	2.4	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 3\ \text{A}$ $V_{CE} = 10\ \text{V}$	6.5 (typ)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 3\ \text{A}$ $V_{CE} = 10\ \text{V}$	6.9 (typ)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load $I_C = 3\ \text{A}$ $R_L = 133\ \Omega$ $V_{CE} = 400\ \text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	90 (typ)				ns
Rise Time	t_r		32 (typ)				
Turn-Off Delay Time	$t_{d(off)}$		24 (typ)				
Fall Time	t_f		1100 (typ)				
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$)	W_{off}		0.29 (typ)				
Turn-Off Delay Time	$t_{d(off)}$	Inductive Load (see Fig. 6) $I_C = 3\ \text{A}$ $V_{CE(clp)} = 400\ \text{V}$ $R_L = 133\ \Omega$ $L = 50\ \mu\text{H}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	—	190	—	190	ns
Fall Time	t_f		—	1	—	1	μs
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$)	W_{off}		—	0.43	—	0.43	mJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		—	2.08	—	2.08	$^\circ\text{C/W}$

HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S




Fig. 1 - Typical transfer characteristics.




Fig. 2 - Typical saturation characteristics.




Fig. 3 - Saturation voltage as a function of collector-emitter current. (Typical)




Fig. 4 - DC collector current as a function of case temperature.




Fig. 5 - Capacitance as a function of collector-to-emitter voltage. (Typical)




Fig. 6 - Inductive switching test circuit.

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTD6N40E1, HGTD6N40E1S HGTD6N50E1, HGTD6N50E1S








Fig. 11 - Normalized switching waveforms at constant gate current.



HGTP6N40E1D HGTP6N50E1D

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

May 1991

Features

- 6 Amp, 400 and 500 Volt
- Latch Free Operation
- Typical Fall Time < 1.1µs
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$

Description


The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ($t_{rr} < 60ns$) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

These devices are supplied in the JEDEC TO-220 package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ C$), Unless Otherwise Specified

	HGTP6N40E1D	HGTP6N50E1D	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	400	500	V
Collector Current Continuous			
at $T_C = 25^\circ C$	7.5	7.5	A
at $T_C = 90^\circ C$	6	6	A
Collector Current Pulsed (Note 1)	7.5	7.5	A
Gate-Emitter Voltage Continuous	± 20	± 20	V
Diode Forward Current			
at $T_C = 25^\circ C$	10	10	A
at $T_C = 90^\circ C$	6	6	A
Power Dissipation Total @ $T_C = 25^\circ C$	75	75	W
Power Dissipation Derating $T_C > 25^\circ C$	0.6	0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering	260	260	$^\circ C$

Note 1. $T_J = 150^\circ C$, Min. $R_{GE} = 25\Omega$ w/o latch

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTP6N40E1D/HGTP6N50E1D

Electrical Characteristics At Case Temperature ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			HGTP6N40E1D		HGTP6N50E1D		
			MIN.	MAX.	MIN.	MAX.	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1.25\text{mA}$ $V_{GE} = 0$	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$T_J = 150^\circ\text{C}$	-	1.25	-	-	mA
		$V_{CE} = 400\text{V}$	-	-	-	1.25	mA
		$V_{CE} = 500\text{V}$	-	-	-	-	-
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{V}$ $V_{CE} = 0$	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 3\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 150^\circ\text{C}$	-	2.9	-	2.9	V
		$I_C = 3\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 150^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 3\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 25^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 3\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 25^\circ\text{C}$	-	2.4	-	2.4	V
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 3\text{A}$ $V_{CE} = 10\text{V}$	6.5 (typ.)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 3\text{A}$ $V_{CE} = 10\text{V}$	6.9 (typ.)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load $I_C = 3\text{A}, R_L = 133\Omega$ $V_{CE} = 400\text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\text{V}$ $R_g = 25\Omega$	90 (typ.)				ns
Rise Time	t_r		32 (typ.)				ns
Turn-Off Delay Time	$t_{d(off)}$		24 (typ.)				ns
Fall Time	t_f		1100 (typ.)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$)	W_{off}		0.29 (typ.)				mJ
Turn-Off Delay Time	$t_{d(off)i}$		Inductive Load (See Figure 6) $I_C = 3\text{A}, R_L = 133\Omega$ $L = 50\mu\text{H}, R_g = 25\Omega$ $V_{CE(clp)} = 400\text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\text{V}$	-	190	-	190
Fall Time	t_{fi}	-		1	-	1	μs
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$)	W_{off}	-		0.43	-	0.43	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{\theta JC}$		-	2.08	-	2.08	$^\circ\text{C/W}$
Thermal Resistance of Diode	$R_{\theta JC}$		-	2	-	2	$^\circ\text{C/W}$
Diode Forward Voltage	V_{EC}	$I_{EC} = 6\text{A}$	-	1.6	-	1.6	V
Diode Reverse Recovery Time	T_{rr}	$I_{EC} = 6\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$	-	60	-	60	ns

HGTP6N40E1D/HGTP6N50E1D




FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 4. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)




FIGURE 6. INDUCTIVE SWITCHING TEST CIRCUIT

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTP6N40E1D/HGTP6N50E1D




FIGURE 7. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 8. FALL TIME AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 9. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 10. MAXIMUM OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR CURRENT AND VOLTAGE (TYPICAL)




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT




FIGURE 12. TYPICAL FORWARD VOLTAGE




FIGURE 13. TYPICAL REVERSE LEAKAGE




FIGURE 14. TYPICAL REVERSE RECOVERY TIME

HGTD10N40F1/F1S HGTD10N50F1/F1S

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

Features

- 10 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{Fall} : 1.4 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance

Applications

- Power Supplies
- Motor Drives
- Protective Circuits


Description

The HGTD10N40F1, HGTD10N40F1S, HGTD10N50F1, and HGTD10N50F1S are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low power integrated circuits.


The HGTD10N40F1 and the HGTD10N50F1 are supplied in the JEDEC TO-251AA plastic package. The HGTD10N40F1S and the HGTD10N50F1S are supplied in the JEDEC TO-252AA surface-mount plastic package.

Packages

HGTD10N40F1, HGTD10N50F1
TO-251AA
TOP VIEW




HGTD10N40F1S, HGTD10N50F1S
TO-252AA
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTD10N40F1 HGTD10N40F1S	HGTD10N50F1 HGTD10N50F1S	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	400	500	V
Gate-Emitter Voltage	± 20	± 20	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$	12	12	A
at $T_C = 90^\circ\text{C}$	10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		HGTD10N40F1 HGTD10N40F1S		HGTD10N50F1 HGTD10N50F1S			
		MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\ \mu\text{A}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\ \text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$T_J = 150^\circ\text{C}$ $V_{CE} = 400\ \text{V}$ $V_{CE} = 500\ \text{V}$	—	250	—	250	μA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\ \text{V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 5\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.5	—	2.5	V
		$I_C = 5\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 150^\circ\text{C}$	—	2.2	—	2.2	
		$I_C = 5\ \text{A}$ $V_{GE} = 10\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.5	—	2.5	
		$I_C = 5\ \text{A}$ $V_{GE} = 15\ \text{V}$ $T_J = 25^\circ\text{C}$	—	2.2	—	2.2	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 5\ \text{A}$ $V_{CE} = 10\ \text{V}$	5.3 (typ)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 5\ \text{A}$ $V_{CE} = 10\ \text{V}$	13.4 (typ)				nC
Turn-On Delay Time	$t_{d(on)}$	Resistive Load $I_C = 5\ \text{A}$ $R_L = 80\ \Omega$ $V_{CE} = 400\ \text{V}$	45 (typ)				ns
Rise Time	t_r		35 (typ)				
Turn-Off Delay Time	$t_{d(off)}$		130 (typ)				
Fall Time	t_{fi}		1400 (typ)				
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$)	W_{off}		$T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	0.64 (typ)			
Turn-Off Delay Time	$t_{d(off)}$	Inductive Load (see Fig. 6)	—	375	—	375	ns
Fall Time	t_{fi}		—	1200	—	1200	
Turn-Off Energy Loss per Cycle (off switching dissipation = $W_{off} \times \text{frequency}$)	W_{off}	$I_C = 5\ \text{A}$ $V_{CE(clp)} = 400\ \text{V}$ $R_L = 80\ \Omega$ $L = 50\ \mu\text{H}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\ \text{V}$ $R_g = 25\ \Omega$	—	1.2	—	1.2	mJ
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		—	1.67	—	1.67	$^\circ\text{C/W}$

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S




Fig. 1 - Typical transfer characteristics.




Fig. 2 - Typical saturation characteristics.




Fig. 3 - Saturation voltage as a function of collector-emitter current. (Typical)




Fig. 4 - DC collector current as a function of case temperature.




Fig. 5 - Capacitance as a function of collector-to-emitter voltage. (Typical)




Fig. 6 - Inductive switching test circuit.

HGTD10N40F1, HGTD10N40F1S HGTD10N50F1, HGTD10N50F1S




Fig. 7 - Turn-off delay as a function of collector-to-emitter current. (Typical)




Fig. 8 - Fall time as a function of collector-to-emitter current. (Typical)




Fig. 9 - Turn-off switching loss as a function of collector-emitter current. (Typical)




Fig. 10 - Maximum operating frequency as a function of collector current and voltage. (Typical)




Fig. 11 - Normalized switching waveforms at constant gate current.

7
INSULATED GATE
BIPOLAR TRANSISTOR

August 1991

Features

- 10A and 12A, 400V and 500V
- $V_{CE(ON)}$: 2.5V
- T_{Fj} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protective Circuits

Description


The HGTH12N40C1, HGTH12N40E1, HGTH12N50C1, HGTH12N50E1, HGTM12N40C1, HGTM12N40E1, HGTM12N50C1, HGTM12N50E1, HGTP10N40C1, HGTP10N40E1, HGTP10N50C1, and HGTP10N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package.


The HGTM-types are supplied in the JEDEC TO-204AA steel package.

Packages


HGTH-TYPES JEDEC TO-218AC
TOP VIEW



HGTP-TYPES JEDEC TO-220AB
TOP VIEW




HGTM-TYPES JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTH12N40C1	HGTH12N50C1	HGTP10N40C1	HGTP10N50C1	UNITS
Collector-Emitter Voltage	V_{CES} 400	500	400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	V_{CGR} 400	500	400	500	V
Reverse Collector-Emitter Voltage	$V_{CES(rev)}$ -5	-5	-5	-5	V
Gate-Emitter Voltage	V_{GE} ± 20	± 20	± 20	± 20	V
Collector Current Continuous	I_C 12	12	10	10	A
Collector Current Pulsed	I_{CM} 17.5	17.5	17.5	17.5	A
Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D 75	75	60	60	W
Power Dissipation Derate Above $T_C = 25^\circ\text{C}$	0.6	0.6	0.48	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,879	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

**Specifications HGTH12N40C1, 40E1, 50C1, 50E1
HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1**

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_c = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH12N40C1	HGTH12N40E1	HGTH12N50C1	HGTH12N50E1	
			HGTM12N40C1	HGTM12N40E1	HGTM12N50C1	HGTM12N50E1	
		HGTP10N40C1	HGTP10N40E1	HGTP10N50C1	HGTP10N50E1		
		Min.	Max.	Min.	Max.		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5 3 (typ.)	2	4.5 3 (typ.)	V
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	250	—	—	μA
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	—	—	—	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_D = 10\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 17.5\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ.)	—	6 (typ.)	V
On-State Gate Charge	$Q_{g(on)}$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	19 (typ.)	—	19 (typ.)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 10\text{ A}$ $V_{CE(CL P)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 50\text{ }\Omega$	—	50	—	50	ns
Rise Time	t_r		—	50	—	50	
Turn-Off Delay Time	$t_d(off)$		—	400	—	400	
Fall Time	t_f		Typ.	680	1000	Typ.	
	40E1 50E1	400	500	400	500		
Turn-Off Energy Loss per Cycle (off switching dissipation = E_{off} x frequency)	E_{off}	$I_C = 10\text{ A}$ $V_{CE(CL P)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 50\text{ }\Omega$	680 (typ.)				μJ
	40C1 50C1		400 (typ.)				
Thermal Resistance Junction-to-Case	$R_{\theta jc}$	HGTH/HGTM	—	1.67	—	1.67	$^\circ\text{C/W}$
		HGTP	—	2.083	—	2.083	

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTH12N40C1, 40E1, 50C1, 50E1
HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1




Fig. 1 - Maximum switching current level for all types. R_{θ} = 50 Ω , $V_{GE} = 0$ V are the minimum allowable values.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized thermal response characteristics for all types.




Fig. 5 - Typical transfer characteristics for all types.




Fig. 6 - Typical saturation characteristics for all types.

HGTH12N40C1, 40E1, 50C1, 50E1
 HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1




Fig. 7 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 8 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 9 - Typical V_{ce(on)} vs. temperature for all types.




Fig. 10 - Inductive switching test circuit.




Fig. 11 - Typical turn-off delay time for all types.




Fig. 12 - Typical inductive switching waveforms.

7
 INSULATED GATE
 BIPOLAR TRANSISTOR

HGTH12N40C1, 40E1, 50C1, 50E1
HGTM12N40C1, 40E1, 50C1, 50E1 HGTP10N40C1, 40E1, 50C1, 50E1




Fig. 13 - Typical fall time for all types ($I_c = 5 A$).




Fig. 14 - Typical fall time for all types ($I_c = 10 A$).





Fig. 15 - Typical clamped inductive turn-off switching loss/cycle.



Refer to Harris application notes AN-7254 and AN-7260 on the use of normalized switching waveforms.

Fig. 16 - Normalized switching waveforms at constant gate current.

August 1991

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

Features

- 10 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{Fall} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications


- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTP10N40C1D, HGTP10N40E1D, HGTP10N50C1D, and HGTP10N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.


They are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTP10N40C1D HGTP10N40E1D	HGTP10N50C1D HGTP10N50E1D	UNITS
Collector-Emitter Voltage	V_{CES} 400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	V_{CGR} 400	500	V
Gate-Emitter Voltage	V_{GE} ± 20	± 20	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$	I_{C25} 17.5	17.5	A
at $T_C = 90^\circ\text{C}$	I_{C90} 10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	P_D 75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_c = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC		TEST CONDITIONS	LIMITS				UNITS	
			HGTP10N40C1D HGTP10N40E1D		HGTP10N50C1D HGTP10N50E1D			
			MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	$V_{CE(s)}$	$I_c = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V	
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_c = 1\text{ mA}$	2	4.5	2	4.5	V	
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400\text{ V}$	—	250	—	—	μA	
		$V_{CE} = 500\text{ V}$	—	—	—	250		
		$T_c = 125^\circ\text{C}$	—	—	—	—		
		$V_{CE} = 400\text{ V}$	—	1000	—	—		
		$V_{CE} = 500\text{ V}$	—	—	—	1000		
			—	—	—	—		
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA	
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_c = 10\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V	
		$I_c = 17.5\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2		
Gate-Emitter Plateau Voltage	V_{GEP}	$I_c = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ)	—	6 (typ)		
On-State Gate Charge	$Q_G(on)$	$I_c = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	19 (typ)	—	19 (typ)	nC	
Turn-On Delay Time	$t_d(on)$	$I_c = 10\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 50\text{ }\mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 50\text{ }\Omega$	—	50	—	50	ns	
Rise Time	t_r		—	50	—	50		
Turn-Off Delay Time	$t_d(off)$		—	400	—	400		
Fall Time	t_{fi}							
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times \text{frequency}$)	E_{off}	HGTP10N40C1D HGTP10N50C1D	1810 (typ)				μJ	
			HGTP10N40E1D HGTP10N50E1D	1070 (typ)				
Thermal Resistance Junction-to-Case	$R_{\theta jc}$		—	1.67	—	1.67	$^\circ\text{C/W}$	
Diode Forward Voltage	V_{EC}	$I_{EC} = 10\text{ A}$	—	2	—	2	V	
Diode Reverse Recovery Time	T_{rr}	$I_{EC} = 10\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$	—	100	—	100	ns	




Fig. 1 - Maximum switching current level for all types.
Minimum allowable values are $R_g = 50\text{ }\Omega$, $V_{GE} = 0\text{ V}$.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.

HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical V_{CE(ON)} vs. temperature for all types.

HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types ($I_c = 5 A$).




Fig. 13 - Typical fall time for all types ($I_c = 10 A$).




Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.

HGTP10N40C1D, HGTP10N40E1D HGTP10N50C1D, HGTP10N50E1D




Fig. 15 - Normalized switching waveforms at constant gate current (Refer to Harris application notes AN-7254 and AN-7260.)




Fig. 16 - Typical diode collector-to-emitter voltage vs. current for all types.




Fig. 17 - Typical diode reverse-recovery time for all types.

May 1991

Features

- 10 Amp, 400 and 500 Volt
- Latch Free Operation
- Typical Fall Time < 1.4µs
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60\text{ns}$


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ($t_{rr} < 60\text{ns}$) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


These devices are supplied in the JEDEC TO-220 package.

Package

 TO-220AB
TOP VIEW


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTP10N40F1D	HGTP10N50F1D	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	400	500	V
Collector Current Continuous			
at $T_C = 25^\circ\text{C}$	12	12	A
at $T_C = 90^\circ\text{C}$	10	10	A
Collector Current Pulsed (Note 1)	12	12	A
Gate-Emitter Voltage Continuous	± 20	± 20	V
Diode Forward Current			
at $T_C = 25^\circ\text{C}$	16	16	A
at $T_C = 90^\circ\text{C}$	10	10	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	75	75	W
Power Dissipation Derating $T_C > 25^\circ\text{C}$	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	260	260	$^\circ\text{C}$

Note 1. $T_J = 150^\circ\text{C}$, Min. $R_{GE} = 25\Omega$ w/o latch

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTP10N40F1D/HGTP10N50F1D

Electrical Characteristics At Case Temperature ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			HGTP10N40F1D		HGTP10N50F1D		
			MIN.	MAX.	MIN.	MAX.	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1.25\text{mA}$ $V_{GE} = 0$	400	-	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$T_J = 150^\circ\text{C}$					
		$V_{CE} = 400\text{V}$	-	1.25	-	-	mA
		$V_{CE} = 500\text{V}$	-	-	-	1.25	mA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{V}$ $V_{CE} = 0$	-	100	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 5\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 150^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 5\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 150^\circ\text{C}$	-	2.2	-	2.2	V
		$I_C = 5\text{A}$ $V_{GE} = 10\text{V}$ $T_J = 25^\circ\text{C}$	-	2.5	-	2.5	V
		$I_C = 5\text{A}$ $V_{GE} = 15\text{V}$ $T_J = 25^\circ\text{C}$	-	2.2	-	2.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 5\text{A}$ $V_{CE} = 10\text{V}$	5.3 (typ.)				V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 5\text{A}$ $V_{CE} = 10\text{V}$	13.4 (typ)				nC
Turn-On Delay Time	$t_{d(on)i}$	Resistive Load	45 (typ)				ns
Rise Time	t_{ri}	$I_C = 5\text{A}, R_L = 80\Omega$ $V_{CE} = 400\text{V}$	35 (typ)				ns
Turn-Off Delay Time	$t_{d(off)i}$	$T_J = 150^\circ\text{C}$	130 (typ)				ns
Fall Time	t_f	$V_{GE} = 10\text{V}$	1400 (typ)				ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$)	W_{off}	$R_g = 25\Omega$	0.64 (typ)				mJ
Turn-Off Delay Time	$t_{d(off)o}$	Inductive Load (See Figure 6)	-	375	-	375	ns
Fall Time	t_{fi}		-	1200	-	1200	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $W_{off} \times \text{frequency}$)	W_{off}	$I_C = 5\text{A}, R_L = 80\Omega$ $L = 50\mu\text{H}, R_g = 25\Omega$ $V_{CE(clp)} = 400\text{V}$ $T_J = 150^\circ\text{C}$ $V_{GE} = 10\text{V}$	-	1.2	-	1.2	mJ
Thermal Resistance Junction-to-Case (IGBT)	$R_{\theta JC}$		-	1.67	-	1.67	$^\circ\text{C/W}$
Thermal Resistance of Diode	$R_{\theta JC}$		-	2	-	2	$^\circ\text{C/W}$
Diode Forward Voltage	V_{EC}	$I_{EC} = 10\text{A}$	-	1.7	-	1.7	V
Diode Reverse Recovery Time	T_{rr}	$I_{EC} = 10\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$	-	60	-	60	ns

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTP10N40F1D/HGTP10N50F1D




FIGURE 1. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 2. TYPICAL SATURATION CHARACTERISTICS




FIGURE 3. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 4. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE (TYPICAL)




FIGURE 6. INDUCTIVE SWITCHING TEST CIRCUIT

HGTP10N40F1D/HGTP10N50F1D




FIGURE 7. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 8. FALL TIME AS A FUNCTION OF COLLECTOR-TO-EMITTER CURRENT (TYPICAL)




FIGURE 9. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT (TYPICAL)




FIGURE 10. MAXIMUM OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR CURRENT AND VOLTAGE (TYPICAL)




FIGURE 11. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT




FIGURE 12. TYPICAL FORWARD VOLTAGE

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTP10N40F1D/HGTP10N50F1D




FIGURE 13. TYPICAL REVERSE LEAKAGE




FIGURE 14. TYPICAL REVERSE RECOVERY TIME



N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

August 1991

Features

- 12 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{Fall} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications


- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTH12N40C1D, HGTH12N40E1D, HGTH12N50C1D, and HGTH12N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.


They are supplied in the JEDEC TO-218AC plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTH12N40C1D HGTH12N40E1D	HGTH12N50C1D HGTH12N50E1D	UNITS
Collector-Emitter Voltage	V_{CES} 400	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	V_{CGR} 400	500	V
Gate-Emitter Voltage	V_{GE} ± 20	± 20	V
Collector Current Continuous	I_C 12	12	A
Collector Current Pulsed	I_{CM} 17.5	17.5	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	P_D 75	75	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.6	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{STG} -55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS	
		HGTH12N40C1D HGTH12N40E1D		HGTH12N50C1D HGTH12N50E1D			
		MIN.	MAX.	MIN.	MAX.		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400\text{ V}$	—	250	—	—	μA
		$V_{CE} = 500\text{ V}$	—	—	—	250	
		$T_C = 125^\circ\text{C}$	—	—	—	—	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$	—	100	—	100	nA
		$V_{CE} = 0$	—	100	—	100	
			—	100	—	100	
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 17.5\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
			—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ)	—	6 (typ)	V
On-State Gate Charge	$Q_G(on)$	$I_C = 5\text{ A}$ $V_{CE} = 10\text{ V}$	—	19(typ)	—	19(typ)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 10\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 50\ \mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\ \Omega$	—	50	—	50	ns
Rise Time	t_r		—	50	—	50	
Turn-Off Delay Time	$t_d(off)$		—	400	—	400	
Fall Time	t_f		TYP		TYP		
			680	1000	680	1000	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times \text{frequency}$)	E_{off}	$I_C = 10\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 50\ \mu\text{H}$ $T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_\theta = 50\ \Omega$	1810 (typ)		1070 (typ)		μJ
Thermal Resistance Junction-to-Case	$R_{\theta JC}$		—	1.67	—	1.67	$^\circ\text{C/W}$
Diode Forward Voltage	V_{EC}	$I_{EC} = 10\text{ A}$	—	2	—	2	V
Diode Reverse Recovery Time	T_{rr}	$I_{EC} = 10\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$	—	100	—	100	ns




Fig. 1 - Maximum switching current level for all types.
Minimum allowable values are $R_\theta = 50\ \Omega$, $V_{GE} = 0\text{ V}$.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.

Specifications HGTH12N40C1D, 40E1D HGTH12N50C1D, 50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical $V_{CE(ON)}$ vs. temperature for all types.

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types (Ic = 5 A).




Fig. 13 - Typical fall time for all types (Ic = 10 A).




Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.

HGTH12N40C1D, HGTH12N40E1D HGTH12N50C1D, HGTH12N50E1D




Fig. 15 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN7254 and AN7260.)




Fig. 16 - Typical diode collector-to-emitter voltage vs. current for all types.




Fig. 17 - Typical diode reverse-recovery time for all types.



HARRIS

HGTG12N60D1D

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode

May 1991

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast ($t_{rr} < 60ns$) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 style package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ C$), Unless Otherwise Specified

	HGTG12N60D1D	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	21	A
@ $T_C = +90^\circ$	12	A
Collector Current Pulsed (1)	48	A
Gate-Emitter Voltage Continuous	± 20	V
Switching Safe Operating Area	48A @ 0.8BV _{CES}	-
Diode Forward Current		
@ $T_C = +25^\circ$	21	A
@ $T_C = +90^\circ$	12	A
Power Dissipation Total @ $T_C = +25^\circ C$	75	W
Power Dissipation Derating $T_C > +25^\circ C$	0.8	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	°C

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG12N60D1D

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 280\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	280	μA	
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	5.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 500	nA	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.2	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	t_{ri}		-	150	-	ns	
Current Turn-Off	$t_{d(off)}$		-	430	600	ns	
Current Fall Time	t_{fi}		-	430	600	ns	
Turn-Off Energy(1)	W_{off}		-	1.8	-	mJ	
Thermal Resistance IGBT	$R_{\theta JC}$		-	-	1.67	$^\circ C/W$	
Thermal Resistance Diode	$R_{\theta JC}$		-	-	1.5	$^\circ C/W$	
Diode Forward Voltage	V_{EC}	$I_{EC} = 12A$			1.50	V	
Diode Reverse Recovery Time	t_{rr}	$I_{EC} = 12A, di/dt = 100A/\mu s$			60	ns	

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTG12N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTG12N60D1D




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. TYPICAL DIODE COLLECTOR-TO-EMITTER VOLTAGE.




FIGURE 12. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT.




FIGURE 13. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC.

7
INSULATED GATE
BIPOLAR TRANSISTOR

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$; $t_{d(off)}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} - 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-204AA package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	HGTM12N60D1	UNITS
Collector-Emitter Voltage.....	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	21	A
@ $V_{GE} = 15V$ @ $T_C = +90^\circ$	12	A
Collector Current Pulsed (1).....	48	A
Gate-Emitter Voltage Continuous.....	± 25	V
Switching Safe Operating Area.....	30A @ 0.8BV _{CES}	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.6	W/°C
Operating and Storage Junction Temperature Range.....	-55 to +150	°C
Maximum Lead Temperature for Soldering.....	260	°C

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTM12N60D1

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	1.0	μA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	± 500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.2	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)i}$			-	430	600	ns
Current Fall Time	t_{fi}			-	430	600	ns
Turn-Off Energy(1)	W_{off}			-	1.8	-	mJ
Thermal Resistance IGBT	$R_{\theta JC}$					-	-

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTM12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

7
INSULATED GATE
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$. $t_{d(off)}$ (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 12 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-220AB package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	HGTP12N60D1	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	21	A
@ $V_{GE} = 15\text{V}$ @ $T_C = +90^\circ$	12	A
Collector Current Pulsed (1)	48	A
Gate-Emitter Voltage Continuous	± 25	V
Switching Safe Operating Area	30A @ 0.8BV _{CES}	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.6	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTP12N60D1

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	1.0	μA	
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.9	2.5	V
			$T_C = +125^\circ C$	-	2.1	2.7	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 500	nA	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.2	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	45	60	nC
			$V_{GE} = 20V$	-	70	90	nC
Current Turn-On Delay Time	$t_{d(on)}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	t_{ri}		-	150	-	ns	
Current Turn-Off Delay Time	$t_{d(off)}$		-	430	600	ns	
Current Fall Time	t_{fi}		-	430	600	ns	
Turn-Off Energy(1)	W_{off}		-	1.8	-	mJ	
Thermal Resistance IGBT	$R_{\theta JC}$		-	-	1.67	$^\circ C/W$	

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTP12N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

7
INSULATED GATE
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMMITER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$; $t_{d(off)}$ (deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

HGTH20N40C1/40E1/50C1/50E1 HGTM20N40C1/40E1/50C1/50E1 HGTP15N40C1/40E1/50C1/50E1

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs)

August 1991

Features

- 15A and 20A, 400V and 500V
- $V_{CE(ON)}$: 2.5V
- T_{Fj} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- No Anti-Parallel Diode

Applications

- Power Supplies
- Motor Drives
- Protection Circuits

Description


The HGTH20N40C1, HGTH20N40E1, HGTH20N50C1, HGTH20N50E1, HGTM20N40C1, HGTM20N40E1, HGTM20N50C1, HGTM20N50E1, HGTP15N40C1, HGTP15N40E1, HGTP15N50C1 and HGTP15N50E1 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.

The HGTH-types are supplied in the JEDEC TO-218AC plastic package and the HGTP-types in the JEDEC TO-220AB plastic package.


The HGTM-types are supplied in the JEDEC TO-204AA steel package.

Packages


HGTH-TYPES JEDEC TO-218AC
TOP VIEW



HGTP-TYPES JEDEC TO-220AB
TOP VIEW




HGTM-TYPES JEDEC TO-204AA
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTH20N40C1	HGTH20N50C1	HGTH20N40E1	HGTH20N50E1	HGTP15N40C1	HGTP15N50C1	HGTP15N40E1	HGTP15N50E1	UNITS
Collector-Emitter Voltage	V_{CES}	400	500		400	500			V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	V_{CGR}	400	500		400	500			V
Reverse Collector-Emitter Voltage	$V_{CES(rev)}$	-5	-5		-5	-5			V
Gate-Emitter Voltage	V_{GE}	± 20	± 20		± 20	± 20			V
Collector Current Continuous	I_C	20	20		15	15			A
Collector Current Pulsed	I_{CM}	35	35		35	35			A
Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	100	100		75	75			W
Power Dissipation Derate Above $T_C = 25^\circ\text{C}$		0.8	0.8		0.6	0.6			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J,STG}$	-55 to +150	-55 to +150		-55 to +150	-55 to +150			$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

**Specifications HGTH20N40C1, 40E1, 50C1, 50E1
HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_c = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			HGTH20N40C1	HGTH20N40E1	HGTH20N50C1	HGTH20N50E1	
			HGTM20N40C1	HGTM20N40E1	HGTM20N50C1	HGTM20N50E1	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1\text{ mA}$ $V_{GE} = 0$	400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$	2	4.5	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	250	—	—	μA
		$T_C = 125^\circ\text{C}$ $V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$	—	—	—	250	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$	—	100	—	100	nA
Reverse Collector-Emitter Leakage Current	I_{CE}	$R_{GE} = 0\ \Omega$ $V_{EC} = 5\text{ V}$	—	-5	—	-5	mA
Collector-Emitter On Voltage	$V_{CE(on)}$	$I_C = 20\text{ A}$ $V_{GE} = 10\text{ V}$	—	2.5	—	2.5	V
		$I_C = 35\text{ A}$ $V_{GE} = 20\text{ V}$	—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$	—	6 (typ.)	—	6 (typ.)	V
On-State Gate Charge	$Q_g(on)$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$	—	33 (typ.)	—	33 (typ.)	nC
Turn-On Delay Time	$t_d(on)$	$I_C = 20\text{ A}$	—	50	—	50	ns
Rise Time	t_r	$V_{CE(CL)} = 300\text{ V}$	—	50	—	50	
Turn-Off Delay Time	$t_d(off)$	$L = 25\ \mu\text{H}$	—	400	—	400	
Fall Time	t_f	$T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_g = 25\ \Omega$	Typ. 680	1000	Typ. 680	1000	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times$ frequency)	E_{off} 40E1 50E1	$I_C = 10\text{ A}$ $V_{CE(CL)} = 300\text{ V}$ $L = 25\ \mu\text{H}$ $T_J = 100^\circ\text{C}$	1810 (typ.)				μJ
	40C1 50C1	$V_{GE} = 10\text{ V}$ $R_g = 25\ \Omega$	1070 (typ.)				
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	HGTH/HGTM	—	1.25	—	1.25	$^\circ\text{C/W}$
		HGTP	—	1.67	—	1.67	

HGTH20N40C1, 40E1, 50C1, 50E1
HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1




Fig. 1 - Maximum switching current level for all types. $R_{\theta} = 25 \Omega$, $V_{GE} = 0 V$ are the minimum allowable values.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.

7
INSULATED GATE
BIPOLAR TRANSISTOR

**HGTH20N40C1, 40E1, 50C1, 50E1
HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1**




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical V_{CE} (on) vs. temperature for all types.




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types.

HGTH20N40C1, 40E1, 50C1, 50E1
HGTM20N40C1, 40E1, 50C1, 50E1 HGTP15N40C1, 40E1, 50C1, 50E1




Fig. 13 - Typical fall time for all types ($I_C = 20$ A).





Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.



Refer to Harris application notes AN-7254 and AN-7260 on the use of normalized switching waveforms.

Fig. 15 - Normalized switching waveforms at constant gate current.



N-Channel Enhancement-Mode Insulated Gate Bipolar Transistors (IGBTs) with Anti-Parallel Ultra-Fast Diode

August 1991

Features

- 20 Amp, 400 and 500 Volt
- $V_{CE(ON)}$: 2.5V Max.
- T_{Fall} : 1 μ s, 0.5 μ s
- Low On-State Voltage
- Fast Switching Speeds
- High Input Impedance
- Anti-Parallel Diode

Applications


- Power Supplies
- Motor Drives
- Protective Circuits

Description

The HGTH20N40C1D, HGTH20N40E1D, HGTH20N50C1D and HGTH20N50E1D are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high voltage, low on-dissipation applications such as switching regulators and motor drivers. They feature a discrete anti-parallel diode that shunts current around the IGBT in the reverse direction without introducing carriers into the depletion region. These types can be operated directly from low power integrated circuits.


They are supplied in the JEDEC TO-218AC plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

	HGTH20N40C1D HGTH20N40E1D	HGTH20N50C1D HGTH20N50E1D	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage $R_{GE} = 1\text{M}\Omega$	400	500	V
Gate-Emitter Voltage	± 20	± 20	V
Collector Current Continuous	20	20	A
Collector Current Pulsed	35	35	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	100	100	W
Power Dissipation Derating $T_C = 25^\circ\text{C}$	0.8	0.8	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	$^\circ\text{C}$

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTH20N40C1D, 40E1D HGTH20N50C1D, 50E1D

ELECTRICAL CHARACTERISTICS, At Case Temperature ($T_C = 25^\circ\text{C}$) unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS				UNITS		
		HGTH20N40C1D HGTH20N40E1D		HGTH20N50C1D HGTH20N50E1D				
		MIN.	MAX.	MIN.	MAX.			
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1\text{ mA}$ $V_{GE} = 0$		400	—	500	—	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}$ $I_C = 1\text{ mA}$		2	4.5	2	4.5	
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$		—	250	—	—	μA
		$T_C = 125^\circ\text{C}$		—	—	—	—	
		$V_{CE} = 400\text{ V}$ $V_{CE} = 500\text{ V}$		—	1000	—	—	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$ $V_{CE} = 0$		—	100	—	100	nA
Collector-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 20\text{ A}$ $V_{GE} = 10\text{ V}$		—	2.5	—	2.5	V
		$I_C = 35\text{ A}$ $V_{GE} = 20\text{ V}$		—	3.2	—	3.2	
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$		—	6 (typ)	—	6 (typ)	
On-State Gate Charge	$Q_G(on)$	$I_C = 10\text{ A}$ $V_{CE} = 10\text{ V}$		—	33(typ)	—	33(typ)	nC
Turn-On Delay Time	$t_d(on)$			—	50	—	50	ns
Rise Time	t_r			—	50	—	50	
Turn-Off Delay Time	$t_d(off)$	$I_C = 20\text{ A}$ $V_{CE(clp)} = 300\text{ V}$		—	400	—	400	
Fall Time	t_{fi}	$L = 25\ \mu\text{H}$ $T_J = 100^\circ\text{C}$		TYP		TYP		
		$V_{GE} = 10\text{ V}$ $R_G = 25\ \Omega$		680	1000	680	1000	
Turn-Off Energy Loss per Cycle (off switching dissipation = $E_{off} \times \text{frequency}$)	E_{off}	$I_C = 20\text{ A}$ $V_{CE(clp)} = 300\text{ V}$ $L = 25\ \mu\text{H}$		1810 (typ)				μJ
		$T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{ V}$ $R_G = 25\ \Omega$		1070 (typ)				
Thermal Resistance Junction-to-Case	$R\theta_{JC}$			—	1.25	—	1.25	$^\circ\text{C/W}$
Diode Forward Voltage	V_{EC}	$I_{EC} = 20\text{ A}$		—	2	—	2	V
Diode Reverse Recovery Time	T_{rr}	$I_{EC} = 20\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$		—	100	—	100	ns

7

INSULATED GATE
BIPOLAR TRANSISTOR




Fig. 1 - Maximum switching current level for all types.
Minimum allowable values are $R_G = 50\ \Omega$, $V_{GE} = 0\text{ V}$.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.

HGTH20N40C1D, HGTH20N40E1D HGTH20N50C1D, HGTH20N50E1D




Fig. 3 - Typical normalized gate-threshold voltage as a function of junction temperature for all types.




Fig. 4 - Typical transfer characteristics for all types.




Fig. 5 - Typical saturation characteristics for all types.




Fig. 6 - Typical collector-to-emitter on-voltage as a function of collector current for all types.




Fig. 7 - Capacitance as a function of collector-to-emitter voltage for all types.




Fig. 8 - Typical Vce(on) vs. temperature for all types.

HGTH20N40C1D, HGTH20N40E1D HGTH20N50C1D, HGTH20N50E1D




Fig. 9 - Inductive switching test circuit.




Fig. 10 - Typical turn-off delay time for all types.




Fig. 11 - Typical inductive switching waveforms.




Fig. 12 - Typical fall time for all types ($I_C = 10 A$).




Fig. 13 - Typical fall time for all types ($I_C = 20 A$).




Fig. 14 - Typical clamped inductive turn-off switching loss/cycle.

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTH20N40C1D, HGTH20N40E1D HGTH20N50C1D, HGTH20N50E1D




Fig. 15 - Normalized switching waveforms at constant gate current. (Refer to Harris application notes AN7254 and AN7260.)




Fig. 16 - Typical diode collector-to-emitter voltage vs. current for all types.




Fig. 17 - Typical diode reverse-recovery time for all types.



HARRIS

HGTG20N50C1D

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode

May 1991

Features

- 20 Amp, 500 Volt
- Latch Free Operation
- Typical Fall Time < 500ns
- High Input Impedance
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$

Description


The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The diode used in parallel with the IGBT is an ultrafast ($t_{rr} < 60ns$) with soft recovery characteristic.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

This type is supplied in the JEDEC TO-247 package.


Package

TO-247
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ C$), Unless Otherwise Specified

	HGTG20N50C1D	UNITS
Collector-Emitter Voltage	500	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	500	V
Collector Current Continuous		
@ $T_C = 25^\circ C$	26	A
@ $T_C = 90^\circ C$	20	A
Collector Current Pulsed (1)	35	A
Gate-Emitter Voltage Continuous	± 20	V
Diode Forward Current		
@ $T_C = 25^\circ C$	26	A
@ $T_C = 90^\circ C$	26	A
Power Dissipation Total @ $T_C = 25^\circ C$	75	W
Power Dissipation Derating $T_C > 25^\circ C$	0.8	W/ $^\circ C$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering	260	$^\circ C$

(1) ($T_J = 150^\circ C$, Min. $R_{GE} = 25\Omega$ w/o latch)

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,890
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG20N50C1D

Electrical Characteristics At Case Temperature ($T_C = 25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			HGTG20N50C1D		
			MIN	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 1\text{mA}, V_{GE} = 0$	500	-	V
Gate Threshold Voltage	$V_{GE(th)}$	$V_{GE} = V_{CE}, I_C = 1\text{mA}$	2	4.5	V
Zero-Gate Voltage Collector Current	I_{CES}	$V_{CE} = 500\text{V}$	-	250	μA
		$T_C = 125^\circ\text{C}$	-	-	μA
		$V_{CE} = 500\text{V}$	-	1000	μA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{V}, V_{CE} = 0$	-	100	nA
Collector-Emitter On-Voltage	$V_{CE(SAT)}$	$I_C = 20\text{A}, V_{GE} = 10\text{V}$	-	2.5	V
		$I_C = 35\text{A}, V_{GE} = 20\text{V}$	-	3.2	V
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = 10\text{A}, V_{CE} = 10\text{V}$	-	6 (typ)	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = 10\text{A}, V_{CE} = 10\text{V}$	-	33 (typ)	nC
Turn-On Delay Time	$t_{d(on)j}$	$I_C = 20\text{A}, V_{CE(clp)} = 300\text{V}$ $L = 25\mu\text{H}, T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{V}, R_g = 25\Omega$	-	50	ns
Rise Time	t_{ri}		-	50	ns
Turn-Off Delay Time	$t_{d(off)j}$		-	400	ns
Fall Time	t_{fi}		400 (typ)	500	ns
Turn-Off Energy Loss Per Cycle (Off Switching Dissipation = $E_{off} \times$ Frequency)	E_{off}		$I_C = 20\text{A}, V_{CE(clp)} = 300\text{V}$ $L = 25\mu\text{H}, T_J = 100^\circ\text{C}$ $V_{GE} = 10\text{V}, R_g = 25\Omega$	1070 (typ)	
Thermal Resistance Junction-to-Case (IGBT)	$R\theta_{JC}$		-	1.25	$^\circ\text{C}/\text{W}$
Thermal Resistance of Diode	$R\theta_{JC}$		-	1.5	$^\circ\text{C}/\text{W}$
Diode Forward Voltage	V_{EC}	$I_{EC} = 20\text{A}$	-	1.8	V
Diode Reverse Recovery Time	t_{rr}	$I_{EC} = 20\text{A}, di/dt = 100\text{A}/\mu\text{s}$	-	60	ns




FIGURE 1. POWER DISSIPATION VS. TEMPERATURE DERATING CURVE FOR ALL TYPES.




FIGURE 2. TYPICAL NORMALIZED GATE-THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE FOR ALL TYPES.




FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS FOR ALL TYPES.




FIGURE 4. TYPICAL SATURATION CHARACTERISTICS FOR ALL TYPES.




FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT FOR ALL TYPES.




FIGURE 6. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE FOR ALL TYPES.




FIGURE 7. TYPICAL $V_{CE(on)}$ vs. TEMPERATURE FOR ALL TYPES.




FIGURE 8. INDUCTIVE SWITCHING TEST CIRCUIT.

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTG20N50C1D





FIGURE 9. TYPICAL TURN-OFF DELAY TIME FOR ALL TYPES



92CS-39974H1

FIGURE 10. TYPICAL INDUCTIVE SWITCHING WAVEFORMS.




FIGURE 11. TYPICAL FALL TIME FOR ALL TYPES ($I_C = 10A$).




FIGURE 12. TYPICAL FALL TIME FOR ALL TYPES ($I_C = 20A$).




FIGURE 13. TYPICAL CLAMPED INDUCTIVE TURN-OFF SWITCHING LOSS/CYCLE




FIGURE 14. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 15. TYPICAL DIODE REVERSE VOLTAGE vs. REVERSE CURRENT.




FIGURE 16. TYPICAL t_{rr} , t_a , t_b vs. FORWARD CURRENT.




FIGURE 17. FORWARD VOLTAGE vs. FORWARD CURRENT CHARACTERISTIC.



N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1991

Features

- 34 Amp, 1000 Volt
- Latch Free Operation
- Typical Fall Time 520ns
- High Input Impedance
- Low Conduction Loss


Description

The HGTG20N100D2 is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	HGTG20N100D2	UNITS
Collector-Emitter Voltage	1000	V
Collector-Gate Voltage R _{GE} = 1MΩ	1000	V
Collector Current Continuous		
@ T _C = +25°	34	A
@ T _C = +90°	20	A
Collector Current Pulsed (1)	100	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area	100A @ 0.8BV _{CES}	-
Power Dissipation Total @ T _C = +25°C	150	W
Power Dissipation Derating T _C > +25°C	1.20	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
(0.125" from case for 5 seconds)		
Short Circuit Withstand Time(2)		
@ V _{GE} = 15V	3	μs
@ V _{GE} = 10V	15	μs

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V_{CE(pk)} = 600V, T_C = 125°C, R_{GE} = 25Ω

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,865,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG20N100D2

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$	1000	-	-	V		
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	250	μA		
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	1.0	mA		
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	3.1	3.8	V	
			$T_C = +125^\circ C$	-	2.9	3.6	V	
		$I_C = I_{C90}, V_{GE} = 10V$	$T_C = +25^\circ C$	-	3.3	4.1	V	
			$T_C = +125^\circ C$	-	3.2	4.0	V	
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 500\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 250	nA		
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	7.1	-	V		
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	160	nC	
			$V_{GE} = 20V$	-	163	212	nC	
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 50\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns		
Current Rise Time	t_{ri}		-	150	-	ns		
Current Turn-Off Delay Time	$t_{d(off)i}$		-	500	650	ns		
Current Fall Time	t_{fi}		-	520	680	ns		
Turn-Off Energy(1)	W_{off}		-	3.7	-	mJ		
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 50\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 10V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns		
			Current Rise Time	t_{ri}	-	150	-	ns
			Current Turn-Off	$t_{d(off)i}$	-	410	530	ns
			Current Fall Time	t_{fi}	-	520	680	ns
			Turn-Off Energy(1)	W_{off}	-	3.7	-	mJ
Thermal Resistance	$R_{\theta JC}$		-	.7	.83	$^\circ C/W$		

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTG20N100D2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

7
INSULATED GATE
BIPOLAR TRANSISTOR

HGTG20N100D2




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLT.




FIGURE 12. INDUCTION SWITCHING TEST CIRCUIT.

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$. $t_{d(off)}$ (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1991

Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specific

	HGTG24N60D1	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	40	A
@ $V_{GE} = 15V$ @ $T_C = +90^\circ$	24	A
Collector Current Pulsed(1)	96	A
Gate-Emitter Voltage Continuous	± 25	V
Switching Safe Operating Area	60A @ 0.8BV _{CES}	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	125	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	1.0	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	$^\circ\text{C}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG24N60D1

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	1.0	mA
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V, T_C = +25^\circ C$	-	1.7	2.3	V
		$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}, T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}, V_{GE} = 15V$	-	120	155	nC
		$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns
Current Rise Time	t_{ri}		-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)i}$		-	700	900	ns
Current Fall Time	t_{fi}		-	450	600	ns
Turn-Off Energy(1)	W_{off}		-	4.3	-	mJ
Thermal Resistance	$R_{\theta JC}$		-	-	1.00	$^\circ C/W$

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTG24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

HGTG24N60D1




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05 / t_{d(off)}$; $t_{d(off)}$ (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C) / W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE}) / 2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.



HARRIS

HGTG24N60D1D

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT) with Anti-Parallel Ultra-Fast Diode

May 1991

Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- Low Conduction Loss
- With Anti-Parallel Diode
- $t_{rr} < 60ns$


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The diode used in parallel with the IGBT is an ultrafast ($t_{rr} < 60ns$) with soft recovery characteristic.

The IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-247 package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ C$), Unless Otherwise Specific

	HGTG24N60D1D	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	40	A
@ $T_C = +90^\circ$	24	A
Collector Current Pulsed ⁽¹⁾	96	A
Gate-Emitter Voltage Continuous	± 25	V
Switching Safe Operating Area	96A @ 0.8BV _{CES}	-
Diode Forward Current		
@ $T_C = +25^\circ$	40	A
@ $T_C = +90^\circ$	24	A
Power Dissipation Total @ $T_C = +25^\circ C$	125	W
Power Dissipation Derating $T_C > +25^\circ C$	1.0	W/ $^\circ C$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ C$
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	$^\circ C$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG24N60D1D

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 280\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	280	μA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	5.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	1.7	2.3	V
			$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	± 500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	6.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	120	155	nC
			$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)j}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-Off	$t_{d(off)j}$			-	700	900	ns
Current Fall Time	t_{fi}			-	450	600	ns
Turn-Off Energy(1)	W_{off}				-	4.3	-
Thermal Resistance (FG BT)	$R_{\theta JC}$			-	-	1.00	$^\circ C/W$
Thermal Resistance Diode	$R_{\theta JC}$			-	-	1.5	$^\circ C/W$
Diode Forward Voltage	V_{EC}	$I_{EC} = 24A$		-	-	1.50	V
Diode Reverse Recovery Time	t_{rr}	$I_{EC} = 24A, di/dt = 100A/\mu s$		-	-	60	ns

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTG24N60D1D was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC.




FIGURE 12. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC.




FIGURE 13. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$; $t_{d(off)}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

May 1991

Features

- 24 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time <500ns
- High Input Impedance
- Low Conduction Loss


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.

IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-204AA package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specific

	HGTM24N60D1	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous		
@ $T_C = +25^\circ$	40	A
@ $V_{GE} = 15V$ @ $T_C = +90^\circ$	24	A
Collector Current Pulsed ⁽¹⁾	96	A
Gate-Emitter Voltage Continuous	± 25	V
Switching Safe Operating Area	96A @ $0.8BV_{CES}$	-
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	125	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	1.0	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.125" from case for 5 seconds)	260	$^\circ\text{C}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTM24N60D1

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	1.0	mA
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V, T_C = +25^\circ C$	-	1.7	2.3	V
		$T_C = +125^\circ C$	-	1.9	2.5	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A, V_{CE} = V_{GE}, T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 500	nA
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}, V_{GE} = 15V$	-	120	155	nC
		$V_{GE} = 20V$	-	155	200	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 150^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns
Current Rise Time	t_{ri}		-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)i}$		-	700	900	ns
Current Fall Time	t_{fi}		-	450	600	ns
Turn-Off Energy(1)	W_{off}		-	4.3	-	mJ
Thermal Resistance	$R_{\theta JC}$		-	-	1.00	$^\circ C/W$

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTM24N60D1 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)

HGTM24N60D1




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.

7
INSULATED GATE
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$; t_{d(off)} deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. t_{d(off)} is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX}. t_{d(off)} is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{thetaJC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A).

The switching power loss (Figure 10) is defined as f_{max1} × W_{off}. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

August 1991

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

Features

- 50 Amp, 600 Volt
- Latch Free Operation
- Typical Fall Time - 620ns
- High Input Impedance
- Low Conduction Loss


Description

The IGBT is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C.

IGBTs are ideal for many high voltage switching applications operating at frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


This type is supplied in the JEDEC TO-218 (5-lead) package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (T_C = 25°C), Unless Otherwise Specified

	HGTA32N60E2	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage R _{GE} = 1MΩ	600	V
Collector Current Continuous		
@T _C = 25°C	50	A
@V _{ge} = 15V, @T _C = 90°C	32	A
Collector Current Pulsed (1)	200	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area	200A @ 0.8 BV _{CES}	-
Power Dissipation Total @T _C = 25°C	208	W
Power Dissipation Derating T _C > 25°C	1.67	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time (2)		
@V _{ge} = 15V	3	μS
@V _{ge} = 10V	15	μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V_{CE} (pk) = 360V, T_C = 125°C, R_{ge} = 25Ω

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTA32N60E2

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$	600	-	-	V	
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}, T_C = +25^\circ C$	-	-	250	μA	
		$V_{CE} = 0.8 BV_{CES}, T_C = +125^\circ C$	-	-	4.0	mA	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	2.4	2.9	V
			$T_C = +125^\circ C$	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1mA, V_{CE} = V_{GE}$	3.0	4.5	6.0	V	
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$	-	-	± 500	nA	
Gate-Emitter Plateau Voltage	$V_{GE(p)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	-	6.5	-	V	
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	200	260	nC
			$V_{GE} = 20V$	-	265	345	nC
Current Turn-On Delay Time	$t_{d(on)j}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$	-	100	-	ns	
Current Rise Time	t_{rj}		-	150	-	ns	
Current Turn-Off Delay Time	$t_{d(off)j}$		-	630	820	ns	
Current Fall Time	t_{fj}		-	620	800	ns	
Turn-Off Energy(1)	W_{off}		-	3.5	-	mJ	
Thermal Resistance	$R_{\theta JC}$		-	0.5	0.6	$^\circ C/W$	

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTA32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260).




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

7
INSULATED GATE
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_d(off)$. $t_d(off)$ (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_d(off)$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_d(off)$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} \times I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} \times W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

Specifications HGTG32N60E2

Electrical Characteristics At Case Temperature (T_C) = +25°C, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A, V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Voltage	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^\circ C$	-	-	250	μA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ C$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15V$	$T_C = +25^\circ C$	-	2.4	2.9	V
			$T_C = +125^\circ C$	-	2.4	3.0	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1mA, V_{CE} = V_{GE}$	$T_C = +25^\circ C$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	± 500	nA
Gate-Emitter Plateau Voltage	$V_{GE(pl)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	6.5	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	200	260	nC
			$V_{GE} = 20V$	-	265	345	nC
Current Turn-On Delay Time	$t_{d(on)i}$	$L = 500\mu H, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15V, T_J = 125^\circ C, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-Off Delay Time	$t_{d(off)i}$			-	630	820	ns
Current Fall Time	t_{fi}			-	620	800	ns
Turn-Off Energy(1)	W_{off}			-	3.5	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	$^\circ C/W$

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$). The HGTG32N60E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTICS (TYPICAL)




FIGURE 3. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE.




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE.




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260).




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.

7
INSULATED GATE
BIPOLAR TRANSISTOR




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. OPERATION FREQUENCY AS A FUNCTION OF COLLECTOR EMITTER CURRENT AND VOLTAGE

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05 / t_{d(off)}$; $t_{d(off)}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C) / W_{off}$. the allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) so that the conduction losses (P_C) can be approximated by $P_C = (V_{CE} - I_{CE}) / 2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max1} - W_{off}$. Turn on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

POWER MOSFETS

8

INTELLIGENT DISCRETES

DATASHEETS		PAGE
HGTB12N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	8-3
HGTA24N60D1C	Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	8-7
RLP1N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-11
RFB18N10CS/ RFB18N10CSVM/ RFB18N10CSHM	Current Sensing N-Channel Enhancement-Mode Power Field-Effect Transistor	8-17
RLP5N08LE	Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor	8-22

8

INTELLIGENT
DISCRETES

Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 12A, 600V
- $r_{DS(ON)}$ 0.27 Ω
- Low $V_{CE(SAT)}$ at 25A 2.5V Typ
- Ultra-fast Turn-On 100ns Typ
- Polysilicon MOS Gate - Voltage Controlled Turn On/Off
- High Current Handling at +100°C 10A
- Current Sensing Pilot


Description

The HGTB12N60D1C Insulated-Gate Bipolar Transistor is a MOS-gate turn on/off power switching device combining the best advantages of power MOSFETs and bipolar transistors, and current sensing pilots. The result is a device that has the high input impedance of MOSFETs and the low on-state conduction losses similar to bipolar transistors. The device design and gate characteristics of the IGBT are also similar to power MOSFETs. An important difference is the equivalent $r_{DS(ON)}$ drain resistance which is modulated to a low value (ten times lower) when the gate is turned on. The much lower on-state voltage drop also varies only moderately between +25°C and +150°C, offering extended power handling capability.

The IGBT is ideal for many high-voltage switching applications operating at low frequencies and where low conduction losses are essential, such as AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


The HGTB12N60D1C is supplied in a 5 lead JEDEC TS-001 package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	HGTB12N60D1C	UNITS
Collector-Emitter Voltage ($V_{GE} = 0V$)	600	V
Collector-Gate Voltage ($R_{GE} = 1M\Omega$)	600	V
Collector Current Continuous		A
@ $T_C = +100^\circ\text{C}$	12	
@ $T_C = +25^\circ\text{C}$	18	
Collector Current Pulsed (1)	40	A
Gate-Emitter Voltage	± 25	V
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$
Thermal Resistance, Junction to Case	1.67	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering (1/8 inch from case for 5 seconds)	260	$^\circ\text{C}$

(1) Repetitive Rating: Pulse width limited by maximum junction temperature. Gate control turn-off not allowed above 50A.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951

Specifications HGTB12N60D1C

ELECTRICAL CHARACTERISTICS $T_C = 25^\circ\text{C}$ Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage	BV_{CES}	$V_{GE} = 0\text{ V}, I_C = 25\ \mu\text{A}$	600	—	—	V
Collector Cut-off Current	I_{CES}	$V_{CE} = \text{Max. Rating}$ $V_{GE} = 0\text{ V}, T_C = 25^\circ\text{C}$	—	—	250	μA
		$V_{CE} = \text{Max. Rating} \times 0.8$ $V_{GE} = 0\text{ V}, T_C = 150^\circ\text{C}^{(1)}$	—	—	4	mA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$	—	—	± 500	nA

ON CHARACTERISTICS⁽²⁾

Gate Threshold Voltage	$V_{GE(th)}$	$V_{CE} = V_{GE}, I_C = 250\ \mu\text{A}$ $T_C = 25^\circ\text{C}$ $T_C = 150^\circ\text{C}$	2	4	5	V
Collector-Emitter Saturation Voltage	$V_{CE(sat)}$	$V_{GE} = 15\text{ V}, I_C = 10\text{ A}, T_C = 25^\circ\text{C}$	—	2.5	2.7	
		$V_{GE} = 15\text{ V}, I_C = 10\text{ A}, T_C = 150^\circ\text{C}$	—	2.8	—	
		$V_{GE} = 10\text{ V}, I_C = 10\text{ A}, T_C = 25^\circ\text{C}$	—	2.9	—	

DYNAMIC CHARACTERISTICS

Input Capacitance	C_{ies}	$V_{GE} = 0\text{ V}$	—	1050	—	pF
Output Capacitance	C_{oes}	$V_{CE} = 25\text{ V}$	—	340	—	
Reverse Transfer Capacitance	C_{res}	$f = 1\text{ MHz}$	—	10	—	

SWITCHING CHARACTERISTICS⁽²⁾ (See Figs. 8 & 9)

Turn-On Delay Time	$t_{d(on)}$	Resistive Load, $T_J = 125^\circ\text{C}$ $I_C = 10\text{ A}, V_{CE} = 500\text{ V}$ $V_{GE} = 15\text{ V}$ $R_{G(on)} = 50\ \Omega, R_{G(off)} = 100\ \Omega$	—	100	—	ns
Rise Time	t_r		—	100	—	
Turn-Off Delay Time	$t_{d(off)}$		—	0.4	—	
Fall Time	t_f	Inductive Load, $T_J = 125^\circ\text{C}$ $L = 45\ \mu\text{H}, I_C = 10\text{ A}$ $V_{CE(\text{clamp})} = 500\text{ V}, V_{GE} = 15\text{ V}$ $R_{G(on)} = 50\ \Omega, R_{G(off)} = 100\ \Omega$	—	2.5	—	μs
Turn-Off Delay Time	$t_{d(off)}$		—	0.8	1.2	μs
Fall Time	t_f		—	0.8	1.0	
Equivalent Fall Time	$t_{f(eq)}$		—	0.6	0.8	
Turn-Off Switching Losses	E_f		—	1.6	2.0	

PILOT CHARACTERISTICS⁽²⁾ ⁽³⁾ ⁽⁴⁾

Pilot - Emitter Kelvin Voltage	V_{PEK}	$V_{GE} = 15\text{ Vdc}, R_P = 2\text{ K}\Omega$	—	1.25	—	V
$I_C = 5\text{ A}$			1.4	1.67	1.8	
$I_C = 10\text{ A}$			—	2.06	—	

⁽¹⁾Applies for 3.3°C per watt maximum thermal resistance, case-to-ambient.

⁽²⁾Pulse test: Pulse widths $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

⁽³⁾Refer to Fig. 10.

⁽⁴⁾When Not in Use Connect E_P to Emitter.

HGTB12N60D1C




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical collector-emitter saturation voltage.




Fig. 3 - Maximum allowable case temperature vs. DC collector current.




Fig. 4 - Typical temperature dependence of parameters.




Fig. 5A - Typical emitter pilot characteristics 2 Kohm pilot resistor.




Fig. 5B - Turn-off safe operating area.

HGTB12N60D1C




Fig. 6 - Turn-on safe operating area.




Fig. 7 - Maximum transient thermal impedance.




Fig. 8 - Basic switching test circuit.




Fig. 9 - Switching waveforms.




Fig. 10 - Typical circuit utilizing the emitter pilot for



Current Sensing N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 24A, 600V
- $r_{DS(ON)} = 0.105\Omega$
- Low $V_{CE(SAT)}$ at 25A 1.8V Typ
- Ultra-fast Turn-On 150ns Typ
- Polysilicon MOS Gate - Voltage Controlled Turn On/Off
- High Current Handling at +85°C 25A
- Current Sensing Pilot

Description


The HGTA24N60D1C Insulated-Gate Bipolar Transistor is a MOS-gated power-switching device combining the best features of power MOSFETs and bipolar transistors with current sensing pilots. The result is a device that has the high input impedance of MOSFETs and the low on-state conduction losses of bipolar transistors. The gate characteristics of the IGBT are similar to power MOSFETs but its equivalent $r_{DS(ON)}$ drain resistance is ten times lower and varies only moderately between +25°C and +150°C, thus offering extended power handling capability.

The IGBT is ideal for many high voltage switching applications up to 5kHz where low conduction losses are essential; AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

They are supplied in 5 lead JEDEC MO-093 style packages.


Package

MO-093 (5 LEAD)
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	HGTA24N60D1C	UNITS
Collector-Emitter Voltage	600	V
Collector-Gate Voltage $R_{GE} = 1M\Omega$	600	V
Collector Current Continuous @ $T_C = 85^\circ\text{C}$	24	A
Collector Current Pulsed (1)	80	A
Gate-Emitter Voltage	± 20	V
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	125	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	1	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-40 to +150	$^\circ\text{C}$
Thermal Resistance, Junction to Case	1	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering	260	$^\circ\text{C}$
(1/8 inch from case for 5 seconds)		

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.
Gate control turn-off not allowed above 50A.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

8
INTELLIGENT DISCRETES

Specifications HGTA24N60D1C

ELECTRICAL CHARACTERISTICS, $T_C = 25^\circ\text{C}$ Unless Otherwise Specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage	BV_{CES}	$V_{GE} = 0\text{ V}, I_C = 250\ \mu\text{A}$	600	—	—	V
Collector Cut-off Current	I_{CES}	$V_{CE} = \text{Max. Rating}$ $V_{GE} = 0\text{ V}, T_C = 25^\circ\text{C}$	—	—	250	μA
		$V_{CE} = \text{Max. Rating} \times 0.8$ $V_{GE} = 0\text{ V}, T_C = 125^\circ\text{C}(1)$	—	—	4	mA
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{ V}$	—	—	± 500	nA

ON CHARACTERISTICS(2)

Gate Threshold Voltage	$V_{GE(th)}$	$V_{CE} = V_{GE}, I_C = 500\ \mu\text{A}$ $T_C = 25^\circ\text{C}$ $T_C = 150^\circ\text{C}$	2 —	4 2	5.5 —	V
Collector-Emitter Saturation Voltage	$V_{CE(sat)}$	$V_{GE} = 15\text{ V}, I_C = 25\text{ A}$ $T_C = 25^\circ\text{C}$ $T_C = 150^\circ\text{C}$	— —	1.8 1.9	2.6 —	

DYNAMIC CHARACTERISTICS

Input Capacitance	C_{ies}	$V_{GE} = 0\text{ V}$	—	2300	—	pF
Output Capacitance	C_{oes}	$V_{CE} = 25\text{ V}$	—	250	—	
Reverse Transfer Capacitance	C_{res}	$f = 1\text{ MHz}$	—	35	—	

SWITCHING CHARACTERISTICS(2) (See Figs. 8 & 9)

Turn-on Delay Time	$t_d(on)$	Resistive Load, $T_J = 150^\circ\text{C}$ $I_C = 25\text{ A}, V_{CE} = 500\text{ V}$ $V_{GE} = 15\text{ V}$ $R_G(on) = 50\ \Omega, R_G(off) = 50\ \Omega$	—	100	—	ns
Rise Time	t_r		—	150	—	
Turn-off Delay Time	$t_d(off)$		—	0.6	—	
Fall Time	t_f	Inductive Load, $T_J = 150^\circ\text{C}$ $L = 45\ \mu\text{H}, I_C = 25\text{ A}$ $V_{CE(clamp)} = 500\text{ V}, V_{GE} = 15\text{ V}$ $R_G(on) = 50\ \Omega, R_G(off) = 50\ \Omega$	—	3	—	μs
Turn-off Delay Time	$t_d(off)$		—	1.5	2.5	
Fall Time	t_f		—	1.2	1.6	
Turn-off Switching Losses	E_t		—	5	8	

PILOT CHARACTERISTICS(2)(3)(4)

Pilot - Emitter Kelvin Voltage	V_{PEK}	$V_{GE} = 15\text{ Vdc}, R_P = 1\text{ K}\Omega$	1	1.3	1.6	V
$I_C = 20\text{ A}$			—	1.45	—	
$I_C = 30\text{ A}$			—	1.7	—	

(1) Applies for 3.3°C per watt maximum thermal resistance, case to ambient.

(2) Pulse test: Pulse widths $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

(3) Refer to Fig. 5(a).

(4) When not in use connect P to Emitter.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical collector-emitter saturation voltage




Fig. 3 - Maximum allowable dc collector current vs. case temperature.




Fig. 4 - Typical temperature dependence of parameters.




Fig. 5(a) - Typical emitter pilot characteristics - 1 KΩ pilot resistor.




Fig. 5(b) - Turn-off safe operating area.

Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features


- 1A, 80V
- $r_{DS(ON)} = 0.75\Omega$
- I_{LIMIT} at +150°C 1.5A Max
- Built-In Current Limiting
- ESD Protected
- Controlled Switching Limits EMI and RFI
- Specified for +150°C Operation

Description

The RLP1N08LE is a semi-smart monolithic power circuit which incorporates a lateral bipolar transistor, two resistors, a zener diode, and a PowerMOS transistor. Good control of the current-limiting levels allows use of these devices where a shorted load condition may be encountered. "Logic level" gates allow this device to be fully biased on with only 5 volts from gate to source. The zener diode provides ESD protection up to 2kV. These devices can be produced on the standard PowerMOS production line.


The RLP-series types are supplied in the JEDEC TO-220AB plastic packages.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RLP1N08LE	UNITS
Drain-Source Voltage	80	V
Drain-Gate Voltage	80	V
Gate-Source Voltage (1)	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at 100pF, 1500Ω	2	kV
Drain Current, Continuous	Self Limited	
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	75	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.24	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C

(1) May be exceeded if current is limited to 10mA.

Specifications RLP1N08LE

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c) = 25°C unless otherwise specified.

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25 \text{ mA}, V_{GS} = 0 \text{ V}$	80	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$	1	2	
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65 \text{ V}, V_{GS} = 0 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = 5 \text{ V}, T_C = 150^\circ \text{ C}$	—	50	
On Resistance	$r_{DS(on)}$	$I_D = 1 \text{ A}, V_{GS} = 5 \text{ V}$ $T_C = 150^\circ \text{ C}$	—	0.75	Ω
			—	1.5	
Limiting Current	$I_{DS(Lim)}$	$V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}$ $T_C = 150^\circ \text{ C}$	1.8	3	A
			1.1	1.5	
Turn-On Time	$t_{(on)}$	$V_{DD} = 30 \text{ V}, I_D = 1 \text{ A}$ $V_{GS} = 5 \text{ V}, R_{GS} = 25 \Omega$ $R1 = 30 \Omega$	—	6.5	μs
Turn-On Delay Time	$t_d(on)$		—	1.5	
Rise Time	t_r		1	5	
Turn-Off Delay Time	$t_d(off)$		—	7.5	
Fall Time	t_f		1	5	
Turn-Off Time	$t_{(off)}$		—	12.5	
Plateau Voltage	$V(\text{plateau})$	$I_D = 1 \text{ A}, V_{DS} = 15 \text{ V}$	—	5	V
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		—	4.17	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$		—	80	
Electrostatic Voltage	ESD	Human Model (100 pF, 1.5 k Ω)	2000	—	V

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD} = 1 \text{ A}$	—	1.5	V
Reverse Recovery Time	t_{rr}	$I_F = 1 \text{ A}$	—	1	ms




Fig. 1 - Safe-operating-area curve.




Fig. 2 - Normalized power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate-threshold voltage.




Fig. 4 - Normalized $r_{DS(on)}$ vs. junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical saturation characteristics.




Fig. 7 - Drain-source breakdown voltage vs. temperature.




Fig. 8 - Normalized current limit vs. temperature.

RLP1N08LE




Fig. 9 - Typical capacitance vs. voltage.




Fig. 10 - Switching test circuit.

Temperature Dependence of Current Limiting and Switching Speed

The RLP1N08LE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a resistor in series with the source. The base and emitter of a lateral bipolar transistor is connected across this resistor, and the collector of the bipolar transistor is connected to the gate of the PowerMOS transistor. When the voltage across the resistor reaches the value required to forward bias the emitter base junction of the bipolar transistor, the bipolar transistor "turns on". A series resistor is incorporated in series with the gate of the PowerMOS transistor allowing the bipolar transistor to drive the gate of the PowerMOS transistor to a voltage which just maintains a constant current in the PowerMOS transistor. Since both the resistance of the resistor in series with the PowerMOS transistor source and the voltage required to forward bias the base emitter junction of the bipolar transistor vary with the temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 8.

The resistor in series with the gate of the PowerMOS transistor results in much slower switching than in most PowerMOS transistors. This is an advantage where fast switching can cause EMI or RFI. The switching speed is very predictable, and a minimum as well as maximum fall time is given in the device characteristics for this type.

DC Operation of the RLP1N08LE

The limit on drain-to-source voltage for operation in current limiting on a steady state (dc) basis is shown as Figure A. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOS devices today, is limited to 150°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_s = \frac{(150 - T_{ambient})}{I_{lim} (R_{\theta JC} + R_{\theta})}$$




Fig. A - DC operation in current limiting.

Specifications RLP1N08LE

Duty Cycle Operation of the RLP1N08LE

In many applications either the drain-to-source voltage or the gate drive is not available 100% of the time. The copper header on which the RLP1N08LE is mounted has a very large thermal storage capability, so for pulse widths of less than 100 milliseconds, the temperature of the header can be considered a constant case temperature calculated simply as:

$$T_c = (V_{SD} \cdot I_D \cdot D \cdot R_{\theta CA}) + T_{ambient}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to 150°C and using the T_c calculated above, the expression for maximum V_{SD} under duty cycle operation is:

$$V_{SD} = \frac{150 - T_c}{I_{lim} \cdot D \cdot R_{\theta JC}}$$

These values are plotted as Figures B1 - B5 for various heat sink thermal resistances.




Fig. B1 - Maximum V_{DS} vs. ambient temperature in current limiting. (Heatsink thermal resistance = 2°C/W)




Fig. B2 - Maximum V_{DS} vs. ambient temperature in current limiting. (Heatsink thermal resistance = 5°C/W)




Fig. B3 - Maximum V_{DS} vs. ambient temperature in current limiting. (Heatsink thermal resistance = 10°C/W)




Fig. B4 - Maximum V_{DS} vs. ambient temperature in current limiting. (Heatsink thermal resistance = 25°C/W)




Fig. B5 - Maximum V_{DS} vs. ambient temperature in current limiting. (No external heatsink)

8
INTELLIGENT DISCRETES

Limited Time Operations of the RLP1N08LE

Protection for a limited period of time is sufficient for many applications. As stated above the heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1 - C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified 150°C junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




Fig. C1 - Time to 150° C in current limiting.
(Heatsink thermal resistance = 2° C/W
Heatsink thermal capacitance = 4 μ/C)




Fig. C2 - Time to 150° C in current limiting.
(Heatsink thermal resistance = 5° C/W
Heatsink thermal capacitance = 2 μ/C)




Fig. C3 - Time to 150° C in current limiting.
(Heatsink thermal resistance = 10° C/W
Heatsink thermal capacitance = 1 μ/C)




Fig. C4 - Time to 150° C in current limiting.
(Heatsink thermal resistance = 25° C/W
Heatsink thermal capacitance = 5 μ/C)




Fig. C5 - Time to 150° C in current limiting.
(No external heatsink)

RFB18N10CS/ CSVM/CSHM

Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991

Features

- 18A, 100V
- $r_{DS(ON)}$ 0.1 Ω
- Built-In Current Sensing Ratio 1560 \pm 2.5%
- UIS SOA Rating Curve (Single Pulse)
- -55 $^{\circ}$ C to +175 $^{\circ}$ C Operating and Storage Temperature


Description

The RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM are n-channel enhancement-mode silicon-gate power field-effect transistors which have a built-in current sensing function. The current sense lead provides an accurate fraction of the drain current that can be used as a feedback signal for control and/or protection. These devices can be repeatedly and economically produced on the standard PowerMOS production line.

The RFB-series are supplied in various lead configurations of the TS-001 (5 lead) case style plastic package.

Because of space limitations, branding (marking) on types RFB18N10CS, RFB18N10CSVM and RFB18N10CSHM is F18N10CS.

Package


 TS-001 (5 LEAD)
TOP VIEW


TERMINAL CONNECTIONS

- 1 - Gate
- 2 - Current Sense
- 3 - Drain
- 4 - Source Kelvin
- 5 - Source

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^{\circ}$ C), Unless Otherwise Specified

	RFB18N10CS RFB18N10CSVM RFB18N10CSHM	UNITS
Drain-Source Voltage	100	V
Drain-Gate Voltage	100	V
Gate-Source Voltage	$\pm 20V$	V
Drain Current, Continuous	18	A
Drain Current, Pulsed	56	A
Single Pulse Avalanche Rating, Refer to UIS SOA Curve (Figure 10)		
Power Dissipation Total @ $T_C = +25^{\circ}$ C	79	W
Power Dissipation Derating $T_C > +25^{\circ}$ C	0.53	W/ $^{\circ}$ C
Operating and Storage Junction Temperature Range	-55 to +175	$^{\circ}$ C

8
INTELLIGENT DISCRETES

Specifications RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = +25°C, Unless Otherwise Specified.

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Drain-Source Breakdown Voltage	BVDSS	$I_D = 0.25 \text{ mA}$, $V_{GS} = 0 \text{ V}$	100	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$, $I_D = 0.25 \text{ mA}$	2	4	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0 \text{ V}$ $V_{DS} = 100 \text{ V}$, $T_C = 25^\circ\text{C}$ $V_{DS} = 80 \text{ V}$, $T_C = 175^\circ\text{C}$	-	250 1000	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$	-	± 500	nA
Static Drain-Source On Resistance	$r_{DS(on)}$	$I_D = 9 \text{ A}$, $V_{GS} = 10 \text{ V}$	-	0.10	Ω
Forward Transconductance	g_{fs}	$I_D = 9 \text{ A}$, $V_{DS} = 15 \text{ V}$	4.7	-	S (Ω)
Current Sensing Ratio	r	$I_D = 14 \text{ A}$, $V_{GS} = 10 \text{ V}$	1480	1640	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS} = 50 \text{ V}$ $I_D = 14 \text{ A}$ $V_{GS} = 10 \text{ V}$ $R_{gs} = 12 \Omega$	-	14	ns
Rise Time	t_r		-	63	
Turn-Off Delay Time	$t_{d(off)}$		-	33	
Fall Time	t_f		-	38	
Total Gate Charge	$Q_g(\text{total})$	$I_D = 14 \text{ A}$, $V_{DS} = 80 \text{ V}$ $V_{GS} = 10 \text{ V}$	-	20	nC
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	1.9	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$		-	75	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTICS		TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Diode Forward Voltage	VSD	$I_{SD} = 14 \text{ A}$	-	1.5	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 14 \text{ A}$, $dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$	-	310	ns




Figure 1 - Typical output characteristics.




Figure 2 - Typical transfer characteristics.

RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM




Figure 3 - Typical saturation characteristics.




Figure 4 - Maximum safe operating area.
(Curves must be derated linearly with increase in case temperature.)




Figure 5 - Typical transconductance vs. drain current.




Figure 6 - Power dissipation vs. case temperature derating curve.




Figure 7 - Normalized breakdown voltage vs. temperature.




Figure 8 - Normalized on-resistance vs. temperature.

RFB18N10CS, RFB18N10CSV, RFB18N10CSHM




Figure 9 - Typical capacitance vs drain-to-source voltage.




Figure 10 - Unclamped-Inductive switching safe operating area.




Figure 11 - Typical on-resistance vs drain current.




Figure 12 - Typical source-drain-diode forward voltage.




Figure 13 - Normalized switching waveforms for constant gate-current. (Refer to Harris application notes AN7254 and AN7260.)




Figure 14 - Switching timetest circuit.

RFB18N10CS, RFB18N10CSVM, RFB18N10CSHM




Figure 15 - Current sense ratio vs drain current.




Figure 16 - Current sense ratio vs gate voltage.




Figure 17 - Current sense ratio vs junction temperature.




Figure 18 - Current sense ratio test circuit.




Figure 19 - UIS waveforms.




Figure 20 - UIS test circuit.

Current Limited ESD Protected N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991


Features

- 5.5A, 80V
- $R_{DS(ON)}$ 0.12 Ω
- I_{Limit} 5.5A to 8.5A at +150°C
- Built In Current Limiting
- ESD Protected 2KV Min
- Controlled Switching Limits EMI and RFI
- Specified For +150°C Operation
- +175°C Rated Junction Temperature
- Logic Level Gate

Description


The RLP5N08LE is an "Intelligent Discrete" monolithic power circuit which incorporates a small signal bipolar transistor, two resistors, a zener diode, and a PowerMOS transistor. Low $R_{DS(ON)}$ is achieved by the use of separate current sensing cells. Good control of the current limiting levels allows these devices to be used where it is anticipated that a shorted load condition may be encountered. "Logic Level" gates allow this device to be fully biased on with only 5.0V from gate to source. The zener diode provides ESD protection of 2KV minimum.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RLP5N08LE	UNITS
Drain-Source Voltage	80	V
Drain-Gate Voltage	80	V
Gate-Source Voltage	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at 100pF, 1500 Ω	2	KV
Drain Current, Continuous	Self Limited	
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	72	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.48	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$

Specifications RLP5N08LE

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25\text{mA}$ $V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	1	2	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$ $V_{GS} = 0\text{V}$	-	1	μA
		at $T_C = +150^\circ\text{C}$	-	50	μA
Gate Source Leakage Current	I_{GSS}	$V_{GS} = 5\text{V}$	-	1	μA
		at $T_C = +150^\circ\text{C}$	-	50	μA
On Resistance	$R_{DS(ON)}$	$I_D = 5.5\text{A}$ $V_{GS} = 5.0\text{V}$	-	0.12	Ω
		at $T_C = +150^\circ\text{C}$	-	0.24	Ω
Limiting Current	$I_{DS(Limit)}$	$V_{DS} = 15.0\text{V}$ $V_{GS} = 5.0\text{V}$	9.0	14	A
		@ $T_C = 150^\circ\text{C}$	5.5	8.5	A
Turn-On Time	$t_{(ON)}$	$V_{DD} = 30.0\text{V}$	-	6.5	μs
Turn-On Delay Time	$t_{D(ON)}$	$I_D = 5.5\text{A}$	-	1.5	μs
Rise Time	t_R	$V_{GS} = 5.0\text{V}$	1.0	5.0	μs
Turn-Off Delay Time	$t_{D(OFF)}$	$R_{GS} = 25\Omega$	-	10.0	μs
Fall Time	t_F	$R_L = 5.45\Omega$	1.0	5.0	ms
Turn-Off Time	$t_{(OFF)}$		-	15.0	μs
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 7.5\text{A}$ $V_{DS} = 15.0\text{V}$	-	5.0	V
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	2.083	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	75	$^\circ\text{C/W}$
Electrostatic Voltage	E_{SD}	Human Model (100pF, 1.5k Ω) Mil-Std-883S (Category B2)	2000	-	V
SOURCE DRAIN DIODE RATINGS AND CHARACTERISTICS					
Forward Voltage	V_{SD}	$I_{SD} = 5.5\text{A}$	-	1.5	V
Reverse Recovery Time	T_{RR}	$I_F = 5.5\text{A}$	-	1.0	ms

Performance Curves




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. UNCLAMPED INDUCTIVE SWITCHING SOA (SINGLE PULSE UIS SOA)

8
INTELLIGENT DISCRETES

Performance Curves (Continued)




FIGURE 3. NORMALIZED POWER DISSIPATION vs. TEMPERATURE DERATING CURVE




FIGURE 4. TYPICAL NORMALIZED GATE THRESHOLD VOLTAGE




FIGURE 5. NORMALIZED $R_{DS(ON)}$ vs. JUNCTION TEMPERATURE




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 7. TYPICAL SATURATION CHARACTERISTICS




FIGURE 8. DRAIN SOURCE BREAKDOWN VOLTAGE vs. TEMPERATURE

Temperature Dependence of Current Limiting and Switching Speed Performance

The RLP5N08LE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a current sensing scheme and control circuitry to enable the device to self limit drain-source current flow. The current

sensing scheme supplies current to a resistor that is connected across the base to emitter of a bipolar transistor in the control section. The collector of this bipolar transistor is connected to the gate of the PowerMOSFET. When the ratiometric current from the current sensing reaches the value required to forward bias the base-emitter

Performance Curves (Continued)




FIGURE 9. NORMALIZED CURRENT LIMIT vs. TEMPERATURE




FIGURE 11. SWITCHING TEST CIRCUIT

junction of this bipolar transistor, the bipolar "turns-on". A resistor is incorporated in series with the gate of the PowerMOSFET allowing the bipolar transistor to adjust the drive on the gate of the PowerMOSFET to a voltage which then maintains a constant current in the PowerMOSFET. Since both the ratiometric current sensing scheme and the base-emitter junction voltage of the bipolar transistor vary with temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 9.

The resistor in series with the gate of the PowerMOSFET also results in much slower switching performance than in standard PowerMOSFETs. This is an advantage where fast switching can cause EMI or RFI. Switching speed is very predictable; a minimum as well as a maximum fall time is given in the device characteristics for this type.

DC Operation of the RLP5N08LE

The limit of drain-to-source voltage for operation in current limiting on a steady state (DC) basis is shown in equation below. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOSFET devices,




FIGURE 10. TYPICAL CAPACITANCE vs. VOLTAGE




FIGURE A. DC OPERATION IN CURRENT LIMITING

is limited to +175°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_{DS} = \frac{+175^{\circ}\text{C} - T_{\text{Ambient}}}{I_{\text{LIMIT}} \times (R_{\theta J C} + \text{HSTR})}$$

The results of this equation are plotted in Figure A for various heatsinks.

Duty Cycle Operation of the RLP5N08LE

In many applications either drain-to-source voltage or gate drive is not available 100% of the time. The copper header on which the RLP5N08LE is mounted has a very large thermal storage capability, so for pulse widths of less than 1ms header temperature can be considered a constant. Thereby, junction temperature can be calculated simply as:

$$T_J = (V_{DS} \times I_{DS} \times D \times R_{\theta J-Amb}) + T_{\text{Ambient}}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to +175°C and using T_C calculated above, the expression for maximum V_{DS} under duty cycle operation is:

$$V_{DS} = \frac{+175^{\circ}\text{C} - T_{\text{Ambient}}}{I_{\text{LIMIT}} \times D \times R_{\theta J-\text{ambient}}}$$

These values are plotted as Figures B1 - B6 for various heatsink thermal resistances.

Performance Curves (Continued)




FIGURE B1. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING.
(HEATSINK THERMAL RESISTANCE = $1^{\circ}\text{C}/\text{W}$)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)




FIGURE B2. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING
(HEATSINK THERMAL RESISTANCE = $2^{\circ}\text{C}/\text{W}$)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)




FIGURE B3. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING.
(HEATSINK THERMAL RESISTANCE = $5^{\circ}\text{C}/\text{W}$)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)




FIGURE B4. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING.
(HEATSINK THERMAL RESISTANCE = $10^{\circ}\text{C}/\text{W}$)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)




FIGURE B5. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING.
(HEATSINK THERMAL RESISTANCE = $25^{\circ}\text{C}/\text{W}$)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)




FIGURE B6. MAXIMUM V_{DS} vs. TEMPERATURE IN CURRENT LIMITING.
(NO EXTERNAL HEATSINK)
($T_J = +175^{\circ}\text{C}$, $I_{LIMIT} = 5.5\text{A}$, $R_{JC} = 2.083^{\circ}\text{C}/\text{W}$)

Performance Curves (Continued)

Limited Time Operations of the RLP5N08LE

Protection for a limited period of time is sufficient for many applications. As previously stated, heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1 - C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified +175°C junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




FIGURE C3. TIME TO +175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 5°C/W, HEATSINK THERMAL CAPACITANCE = 2J/°C)




FIGURE C1. TIME TO +175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 1°C/W, HEATSINK THERMAL CAPACITANCE = 8J/°C)




FIGURE C4. TIME TO +175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 10°C/W, HEATSINK THERMAL CAPACITANCE = 1J/°C)




FIGURE C2. TIME TO +175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 2°C/W, HEATSINK THERMAL CAPACITANCE = 4J/°C)




FIGURE C5. TIME TO +175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 25°C/W, HEATSINK THERMAL CAPACITANCE = 0.5J/°C)

POWER MOSFETs

9

MILITARY AND RAD-HARDENED POWER MOSFETs

	PAGE
MILITARY POWER PRODUCTS MOSFETs	
MILITARY POWER PRODUCTS	9-3
JANTX AND JANTXV PRODUCTS FLOW CHART	9-3
JANTX AND JANTXV SOLID-STATE POWER DEVICES	9-4
QPL Approved Types JANTX Power MOSFETs	9-4
MILITARY SCREENING FOR NON QPL TYPES	9-5
DESC STANDARD MILITARY DRAWING TYPES	
DESC SMD N-Channel Rugged Power MOSFETs	9-7
INTRODUCTION TO RAD HARD MOSFETs	
TACTICAL APPLICATIONS	9-8
STRATEGIC APPLICATIONS	9-8
HARRIS RAD HARD MOS NOMENCLATURE	9-8
RADIATION HARDNESS ASSURANCE PROGRAM	
N-Channel Rad Hard Power MOSFETs	9-9
P-Channel Rad Hard Power MOSFETs	9-11
MEGARAD PARTS	
N-Channel Rad Hard Power MOSFETs	9-10
P-Channel Rad Hard Power MOSFETs	9-11

Military Power Products MOSFETs


Military Power Products

Military and aerospace requirements for high-reliability solid-state devices are extremely large and diverse, not only in terms of performance, operating conditions, and reliability, but also in terms of logistics and procurement. As a result of these requirements, the military services have jointly developed specifications and standards under which most military end-use solid-state devices are procured. To simplify procurement, logistics, and the development of reliability data, MIL specs are not issued for the full spectrum of devices manufactured: rather, they are restricted to those devices for which significant need is demonstrated and are specified so that the device can have as wide applicability as possible. Although the limits for operating conditions may exceed these required for some

applications, they simplify procurement and assure a supply of devices for the majority of military equipment. These standards also cover a wide range of requirements for the manufacturer on such things as:

- (a) The procedure and requirements for a manufacturer to become certified to manufacture MIL-spec parts.
- (b) The requirements for qualifying parts.
- (c) Product-assurance provisions, in such areas as quality control, inspection procedures, personnel training, cleanliness, failure analysis, and documentation.
- (d) Test methods and procedures.
- (e) Marking and identification of product.
- (f) Preservation and packing.

JANTX and JANTXV Products Flow Chart



NOTES:

1. Group A electrical performance tests performed on a lot sample basis.
2. Group B environmental, mechanical and life tests (storage and operating) performed on a lot sample basis.
3. Group C environmental and life tests performed on a time period basis.
4. Tests shall be performed in the order as shown.

JANTX and JANTXV Solid-State Power Devices

The major military specification used for the procurement of discrete solid-state devices by the military is MIL-S-19500.

MIL-S-19500 is the specification for the familiar "JAN" type solid state devices. Detailed electrical specifications are prepared as needed by the three military services and coordinated by the Defense Electronic Supply Center (DESC).

Levels of reliability are defined by MIL-S-19500. JANTX types receive 100 percent process conditioning, and power conditioning, and are subjected to lot acceptance based on delta parameter criteria in addition to Group A, Group B, and Group C lot sampling. JANTXV types are subjected to

100 percent (JTXV) internal visual inspection in addition to all of the JANTX tests in accordance with MIL-STD-750 test methods and MIL-S-19500.

DESC publishes "QPL-19500", a Qualified Products List of all types and suppliers approved to produce and brand devices in accordance with MIL-S-19500.

The following tables list approved "QPL" types that Harris can supply.

Most of Harris Power MOSFETs can also be supplied with similar process and power conditioning tests and delta criteria.

QPL APPROVED TYPES JANTX POWER MOSFETS

N-CHANNEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P _T (W)	I _D (A)	BV _{DSS} (V)	r _{DS} (ON) Ω
2N6756	542	TO-204AA	N	75	14	100	0.18
2N6758	542	TO-204AA	N	75	9	200	0.4
2N6760	542	TO-204AA	N	75	5.5	400	1
2N6762	542	TO-204AA	N	75	4.5	500	1.5
2N6764	543	TO-204AE	N	150	38	100	0.055
2N6766	543	TO-204AE	N	150	30	200	0.085
2N6768	543	TO-204AA	N	150	14	400	0.3
2N6770	543	TO-204AA	N	150	12	500	0.4
2N6782	556	TO-205AF	N	15	3.5	100	0.6
2N6784	556	TO-205AF	N	15	2.25	200	1.5
2N6786	556	TO-205AF	N	15	1.25	400	3.6
2N6788	555	TO-205AF	N	20	6	100	0.3
2N6790	555	TO-205AF	N	20	3.5	200	0.8
2N6792	555	TO-205AF	N	20	2	400	1.8
2N6794	555	TO-205AF	N	20	1.5	500	3
2N6796	557	TO-205AF	N	25	8	100	0.18
2N6798	557	TO-205AF	N	25	5.5	100	0.4
2N6800	557	TO-205AF	N	25	3	400	1
2N6802	557	TO-205AF	N	25	2.5	500	1.5
2N6966	569	TO-213AA	N	70	15	100	0.085
2N6967	569	TO-213AA	N	70	13	200	0.18
2N6968	569	TO-213AA	N	70	7.5	400	0.55
2N6969	569	TO-213AA	N	70	6.0	500	0.85
P-CHANNEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P _T (W)	I _D (A)	BV _{DSS} (V)	r _{DS} (ON) Ω
2N6895	565	TO-205AF	P	8.33	-1.5	-100	3.65
2N6896	565	TO-204AA	P	60	-6	-100	0.6
2N6897	565	TO-204AA	P	100	-12	-100	0.3
2N6898	565	TO-204AE	P	150	-25	-100	0.2
2N6849	564	TO-205AF	P	25	-6.5	-100	0.3
2N6851	564	TO-205AF	P	25	-4.0	-200	0.8
N-CHANNEL LOGIC-LEVEL TYPES	MIL-S-19500/	PACKAGE	CHANNEL	P _T (W)	I _D (A)	BV _{DSS} (V)	r _{DS} (ON) Ω
2N6901	570	TO-205AF	N	8.33	1.69	100	1.4
2N6902	566	TO-204AA	N	75	12	100	0.2
2N6903	570	TO-205AF	N	8.33	0.98	200	3.65
2N6904	566	TO-204AA	N	75	8	200	0.65

Military Screening For Non QPL Types

New discrete devices not yet covered by military specifications, offer technological advances or have special performance characteristics which have advantages to the designer of Military and Aerospace equipment. Harris cooperates with the users in establishment of specifications patterned after MIL standards.

Harris Military Power Products are processed in accordance with provisions of MIL STD. The desired screening test sequence can be chosen from the models shown in the screening table.

Group B and Group C tests will be performed when requested in accordance with MIL-S-19500.

MILITARY SCREENING FOR NON QPL TYPES

SCREEN	MIL-S-19500 MIL-STD-750 METHOD	CONDITION	JANS REQUIREMENTS	JANTXV REQUIREMENTS	JANTX REQUIREMENTS
1. Internal Visual	2069	Bipolar Trans. MOSFETs	100%	100%	-
2. High Temp Life (LTPD) (Stabilization Bake)	1032	24 hrs. min at max rated storage temperature	Optional	Optional	Optional
3. Thermal Shock (Temp. Cycling)	1051	No dwell is required at 25°C. Test condition C. 20 cycles, t (extremes) > 10 min.	100%	100%	100%
4. Constant Acceleration (Note 1)	2006	Y ₁ direction at 20,000 G min except at 10,000 G min for devices with power rating of > 10 watts at T _C = 25°C. The 1 min hold time requirement shall not apply.	100%	Optional	Optional
5. Particle Impact Noise Detection	2052	Condition A	100%	-	-
6. Hermetic Seal Fine (Note 1)	1071	Test condition G or H, max leak rate = 5x10 ⁻⁸ atm cc/s except 5x10 ⁻⁷ atm cc/s for devices with internal cavity > 0.3cc.	Optional if done in screen 14.	100% (Note 4)	100% (Note 4)
Gross		Test condition C or D.	Optional	100% (Note 4)	100% (Note 4)
7. Serialization		See 3.7.9	100%		
8. Interim Electrical Parameters		As specified.	100% (read and record)		
9. High Temp Reverse Bias (HTRB)		48 hrs min at T _A = 150°C (min) and minimum applied voltage as follows:			
Burn-In for Bipolar Transistors	1039	Condition A Bipolar transistors (min) of rated V _{CB}	100%	100%	100%
Burn-In for MOSFETs	1042	Condition B MOSFETs 80% (min) of rated V _{GS}			

MILITARY SCREENING FOR NON QPL TYPES (Continued)

SCREEN	MIL-S-19500 MIL-STD-750 METHOD	CONDITION	JANS REQUIREMENTS	JANTXV REQUIREMENTS	JANTX REQUIREMENTS
10. Interim Electrical and Delta Parameters		As specified but including all delta parameters as a minimum. Leakage current shall be measured on each device before any other test is made.	100% (Measure all specified parameters within 16 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)	100% (Measure all specified parameters within 24 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)	100% (Measure all specified parameters within 24 hrs after removal of applied voltage in HTRB. Record those parameters which have a delta limit.) (See screen 12)
11. Power Burn-In Burn-In (Transistors)	1039	As specified Transistors. Test condition B.	100% 240 hrs (min)	100% 160 hrs (min)	100% 160 hrs (min)
Burn-In MOSFETs	1042	MOSFETs A	240 hrs (min)	160 hrs (min)	160 hrs (min)
12. Final Electrical Test Interim Electrical		As specified. All interim and delta parameter measurements must be completed within 96 hrs after removal from burn-in conditions	100% Interim electrical and delta parameters as a minimum. (Read and record.)	100% Interim electrical and delta parameters as a minimum. (Read and record.)	100% Interim electrical and delta parameters as a minimum. (Read and record.)
Other Electrical Parameters			Group A, sub-groups 2 and 3.	Group A, sub-groups 2 and 3.	Group A, sub-groups 2 and 3.
13. Hermetic Seal Fine (Note 1) Gross	1071	(Same as 5 on previous page) (Note 2)	100%	Optional (Note 4)	Optional (Note 4)
13. Radiography	2076	(Note 2)	100%	-	-
14. External Visual Examination	2071	To be performed after complete marking.	100%	-	-

NOTE:

- Omit fine leak seal test and constant acceleration test for double plug, non-internal cavity diode construction.
- The radiographic and seal screens for JANS may be performed in any order following final electrical test. Glass diodes shall not be painted until after seal tests. When hermetic seal testing is performed in screen 5 it does not have to be performed again in screen 12 for double plug, non-internal cavity diode construction.
- Reverse-blocking test shall replace power burn-in for power rectifiers at ≥ 10 amp rating at $T_C \geq 100^\circ\text{C}$ and all thyristors.
- Fine and gross seal leak test for JANTX and JANTXV shall be performed in either block 6 or block 13.

DESC Standard Military Drawing Types

New TO-204 and TO-254 packaged rugged n-channel MOSFETs are available to DESC standard military drawings. These types are tested to JANTX and JANTXV reliability levels.

DESC SMD #	TYPE	JAN	JTX	TXV	PACKAGE	P _D (W)	I _D (A)	BV _{DSS} (V)	r _{DS} (ON) Ω
89009	2N7119	-	X	X	TO-204AA	75	14	100	0.18
89009	2N7120	-	X	X	TO-204AA	75	9	200	0.40
89009	2N7121	-	X	X	TO-204AA	75	5.5	400	1.0
89009	2N7122	-	X	X	TO-204AA	75	4.5	500	1.5
89007	2N7123	-	X	X	TO-204AE	150	38	100	0.055
89007	2N7124	-	X	X	TO-204AE	150	30	200	0.085
89007	2N7125	-	X	X	TO-204AA	150	14	400	0.30
89007	2N7126	-	X	X	TO-204AA	150	12	500	0.40
89026	2N7224	-	X	X	TO-254AA	150	30	100	0.07
89026	2N7225	-	X	X	TO-254AA	150	27	200	0.10
89026	2N7227	-	X	X	TO-254AA	150	14	400	0.315
89026	2N7228	-	X	X	TO-254AA	150	12	500	0.415
89025	2N7241	-	X	X	TO-254AA	75	14	100	0.195
89025	2N7242	-	X	X	TO-254AA	75	9	200	0.415
89025	2N7243	-	X	X	TO-254AA	75	5.5	400	1.0
89025	2N7244	-	X	X	TO-254AA	75	4.5	500	1.5

Introduction To Rad Hard MOSFETs

Tactical Applications

- Radiation Hardness Assurance Program
- Rated at 10K Rads (Si)

The Harris Semiconductor Sector has formed a Radiation Hardness Assurance Program (RHAP) directed toward certain TACTICAL rad hard users which assures a minimum level of hardness for "off the shelf" needs where the volume of application mandates economy. Power MOSFET's from the FR series are a part of the RHAP effort. The FR parts are not selected from standard commercial product but are semiconductor die specially designed, processed, and treated for SECOND GENERATION hardened power MOSFET'S. Pre radiation specifications are met after exposure to 10 KRAD (Si) total dose.

Strategic Applications

- Rated at 100K and 1000K Rad(Si)

The Harris Semiconductor Sector has designed a series of SECOND GENERATION hardened power MOSFET's of both N and P channel enhancement types with ratings from 100 to 500 volts, 1 to 60 amperes, and on resistance as low as 40 milliohms. Total dose hardness is offered at 100K and 1000K RAD(Si) with neutron hardness ranging from 1E13 n/cm2 for 500 volt product to 1E14 n/cm2 for 100 volt product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 rads/sec without current limiting and 2E12 rads/sec with current limiting. Heavy ion survival from single event drain burn-out exists for linear energy transfer (LET) of 35 at 80% of rated voltage.

Harris Rad Hard MOS Nomenclature

FR	I	XXXX	X	X
----	---	------	---	---

RELIABILITY SCREENING LEVEL

1. Commercial (Non TX)
2. TX Equivalent of MIL-S-19500
3. TXV Equivalent of MIL-S-19500
4. Space Equivalent of MIL-S-19500

RADIATION LEVEL ASSURANCE

- D - 10K rads (Si)
- R - 100K rads (Si)
- H - 1 Megarad (Si)

DIE DESIGNATION

3 or 4 Characters

PACKAGE DESIGNATION

- M - TO-204AA
- K - TO-204AE
- L - TO-205AF
- S - TO 257AA
- F - TO-254AA

HARRIS RADIATION HARDENED MOSFETs

Radiation Hardness Assurance Program

N-CHANNEL RAD HARD POWER MOSFETS

PART NO.	DIE SIZE (MILS)	DIE SIZE	INITIAL RATINGS				POST RAD: 10K RADS		
			MAX RATED BV _{DSS}	MAX RATED I _{DS}	MAX RATED r _{DS (ON)}	V _{GS (TH)} (V)	BV _{DSS} (V)	r _{DS (ON)} (Ω)	V _{GS (TH)} (V)
FRM130D	126 X 182	3	100	14	0.18	2-4	100	0.18	2-4
FRM230D	126 X 182	3	200	8	0.50	2-4	200	0.50	2-4
FRM234D	126 X 182	3	250	7	0.70	2-4	250	0.70	2-4
FRM430D	126 X 182	3	500	3	2.50	2-4	500	2.50	2-4
FRL130D	126 X 182	3	100	8	0.18	2-4	100	0.18	2-4
FRL230D	126 X 182	3	200	5	0.50	2-4	200	0.50	2-4
FRL234D	126 X 182	3	250	4	0.70	2-4	250	0.70	2-4
FRL430D	126 X 182	3	500	2	2.50	2-4	500	2.50	2-4
FRS130D	126 X 182	3	100	12	0.195	2-4	100	0.195	2-4
FRS230D	126 X 182	3	200	7	0.515	2-4	200	0.515	2-4
FRS234D	126 X 182	3	250	4	0.715	2-4	250	0.715	2-4
FRS430D	126 X 182	3	500	3	2.52	2-4	500	2.52	2-4
FRM140D	170 X 200	4	100	23	0.13	2-4	100	0.13	2-4
FRM240D	170 X 200	4	200	16	0.24	2-4	200	0.24	2-4
FRM244D	170 X 200	4	250	12	0.40	2-4	250	0.40	2-4
FRM440D	170 X 200	4	500	6	1.40	2-4	500	1.40	2-4
FRS140D	170 X 200	4	100	23	0.145	2-4	100	0.145	2-4
FRS240D	170 X 200	4	200	12	0.255	2-4	200	0.255	2-4
FRS244D	170 X 200	4	250	9	0.415	2-4	250	0.415	2-4
FRS440D	170 X 200	4	500	5	1.42	2-4	500	1.42	2-4
FRK150D	259 X 265	5	100	40	0.055	2-4	100	0.055	2-4
FRK250D	259 X 265	5	200	27	0.10	2-4	200	0.10	2-4
FRK254D	259 X 265	5	250	20	0.17	2-4	250	0.17	2-4
FRM450D	259 X 265	5	500	10	0.60	2-4	500	0.60	2-4
FRF150D	259 X 265	5	100	25	0.07	2-4	100	0.07	2-4
FRF250D	259 X 265	5	200	23	0.115	2-4	200	0.115	2-4
FRF254D	259 X 265	5	250	17	0.185	2-4	250	0.185	2-4
FRF450D	259 X 265	5	500	9	0.615	2-4	500	0.615	2-4
FRK160D	266 X 366	6	100	66	0.04	2-4	100	0.04	2-4
FRK260D	266 X 366	6	200	46	0.07	2-4	200	0.07	2-4
FRK264D	266 X 366	6	250	34	0.12	2-4	250	0.12	2-4
FRK460D	266 X 366	6	500	17	0.40	2-4	500	0.40	2-4

MIL. & RAD HARD POWER MOSFETS

Megarad Parts

N-CHANNEL RAD HARD POWER MOSFETS

REGISTRATION PENDING TYPE	PRESENT PART NO.	DIE SIZE (MILS)	DIE SIZE	POST RAD: 100K RADS			POST RAD: 1 MRAD		
				BV _{DSS} (V)	r _{DS(ON)} (Ω)	V _{GS(TH)} (V)	BV _{DSS} (V)	r _{DS(ON)} (Ω)	V _{GS(TH)} (V)
2N7271	FRM130R, H	126 X 182	3	100	0.18	2 - 4	95	0.26	1.5 - 4.5
2N7274	FRM230R, H	126 X 182	3	200	0.50	2 - 4	190	0.70	1.5 - 4.5
2N7277	FRM234R, H	126 X 182	3	250	0.70	2 - 4	235	0.88	1.5 - 4.5
2N7280	FRM430R, H	126 X 182	3	500	2.50	2 - 4	TBD	2.75	1.5 - 4.5
2N7272	FRL130R, H	126 X 182	3	100	0.18	2 - 4	95	0.26	1.5 - 4.5
2N7275	FRL230R, H	126 X 182	3	200	0.50	2 - 4	190	0.70	1.5 - 4.5
2N7278	FRL234R, H	126 X 182	3	250	0.70	2 - 4	235	0.88	1.5 - 4.5
2N7281	FRL430R, H	126 X 182	3	500	2.50	2 - 4	TBD	2.75	1.5 - 4.5
2N7273	FRS130R, H	126 X 182	3	100	0.195	2 - 4	95	0.28	1.5 - 4.5
2N7276	FRS230R, H	126 X 182	3	200	0.515	2 - 4	190	0.72	1.5 - 4.5
2N7279	FRS234R, H	126 X 182	3	250	0.715	2 - 4	235	0.90	1.5 - 4.5
2N7282	FRS430R, H	126 X 182	3	500	2.52	2 - 4	TBD	2.77	1.5 - 4.5
2N7283	FRM140R, H	170 X 200	4	100	0.13	2 - 4	95	0.19	1.5 - 4.5
2N7285	FRM240R, H	170 X 200	4	200	0.24	2 - 4	190	0.34	1.5 - 4.5
2N7287	FRM244R, H	170 X 200	4	250	0.40	2 - 4	235	0.50	1.5 - 4.5
2N7289	FRM440R, H	170 X 200	4	500	1.40	2 - 4	TBD	1.55	1.5 - 4.5
2N7284	FRS140R, H	170 X 200	4	100	0.145	2 - 4	95	0.21	1.5 - 4.5
2N7286	FRS240R, H	170 X 200	4	200	0.255	2 - 4	190	0.36	1.5 - 4.5
2N7288	FRS244R, H	170 X 200	4	250	0.415	2 - 4	235	0.52	1.5 - 4.5
2N7290	FRS440R, H	170 X 200	4	500	1.42	2 - 4	TBD	1.57	1.5 - 4.5
2N7291	FRK150R, H	259 X 265	5	100	0.055	2 - 4	100	0.08	1.5 - 4.5
2N7293	FRK250R, H	259 X 265	5	200	0.10	2 - 4	200	0.14	1.5 - 4.5
2N7295	FRK254R, H	259 X 265	5	250	0.17	2 - 4	250	0.21	1.5 - 4.5
2N7297	FRK450R, H	259 X 265	5	500	0.60	2 - 4	500	0.66	1.5 - 4.5
2N7292	FRF150R, H	259 X 265	5	100	0.07	2 - 4	100	0.10	1.5 - 4.5
2N7294	FRF250R, H	259 X 265	5	200	0.115	2 - 4	200	0.16	1.5 - 4.5
2N7296	FRF254R, H	259 X 265	5	250	0.185	2 - 4	250	0.23	1.5 - 4.5
2N7298	FRF450R, H	259 X 265	5	500	0.615	2 - 4	500	0.68	1.5 - 4.5
2N7299	FRK160R, H	266 X 366	6	100	0.04	2 - 4	100	0.06	1.5 - 4.5
2N7301	FRK260R, H	266 X 366	6	200	0.07	2 - 4	200	0.10	1.5 - 4.5
2N7303	FRK264R, H	266 X 366	6	250	0.12	2 - 4	250	0.15	1.5 - 4.5
2N7305	FRK460R, H	266 X 366	6	500	0.40	2 - 4	500	0.44	1.5 - 4.5

Radiation Hardness Assurance Program

P-CHANNEL RAD HARD POWER MOSFETS

PART NO.	DIE SIZE (MILS)	DIE SIZE	INITIAL RATINGS				POST RAD: 10K RADS			
			MAX RATED BV _{DSS}	MAX RATED I _{DS}	MAX RATED r _{DS (ON)}	V _{GS (TH)} (V)	BV _{DSS} (V)	r _{DS (ON)} (Ω)	V _{GS (TH)} (V)	
FRM9130D	126 X 182	3	100	6	0.55	2 - 4	100	0.55	2 - 4	
FRM9230D	126 X 182	3	200	4	1.30	2 - 4	200	1.30	2 - 4	
FRL9130D	126 X 182	3	100	5	0.55	2 - 4	100	0.55	2 - 4	
FRL9230D	126 X 182	3	200	3	1.30	2 - 4	200	1.30	2 - 4	
FRS9130D	126 X 182	3	100	6	0.565	2 - 4	100	0.565	2 - 4	
FRS9230D	126 X 182	3	200	4	1.32	2 - 4	200	1.32	2 - 4	
FRM9140D	170 X 200	4	100	11	0.30	2 - 4	100	0.30	2 - 4	
FRM9240D	170 X 200	4	200	7	0.72	2 - 4	200	0.72	2 - 4	
FRS9140D	170 X 200	4	100	11	0.315	2 - 4	100	0.315	2 - 4	
FRS9240D	170 X 200	4	200	7	0.735	2 - 4	200	0.735	2 - 4	
FRK9150D	258 X 264	5	100	26	0.125	2 - 4	100	0.125	2 - 4	
FRM9250D	258 X 264	5	200	17	0.30	2 - 4	200	0.30	2 - 4	
FRF9150D	258 X 264	5	100	23	0.14	2 - 4	100	0.14	2 - 4	
FRF9250D	258 X 264	5	200	14	0.315	2 - 4	200	0.315	2 - 4	
FRK9160D	266 X 366	6	100	40	0.085	2 - 4	100	0.085	2 - 4	
FRK9260D	266 X 366	6	200	26	0.20	2 - 4	200	0.20	2 - 4	

Megarad Parts

P-CHANNEL RAD HARD POWER MOSFETS

REGISTRATION PENDING TYPE NO.	PRESENT PART NO.	DIE SIZE (MILS)	DIE SIZE	POST RAD: 100K RADS			POST RAD: 1 MRAD		
				BV _{DSS} (V)	r _{DS (ON)} (Ω)	V _{GS (TH)} (V)	BV _{DSS} (V)	r _{DS (ON)} (Ω)	V _{GS (TH)} (V)
2N7307	FRM9130R, H	126 X 182	3	100	0.55	2 - 4	95	0.80	2 - 6
2N7310	FRM9230R, H	126 X 182	3	200	1.30	2 - 4	190	1.80	2 - 6
2N7308	FRL9130R, H	126 X 182	3	100	0.55	2 - 4	95	0.80	2 - 6
2N7311	FRL9230R, H	126 X 182	3	200	1.30	2 - 4	190	1.80	2 - 6
2N7309	FRS9130R, H	126 X 182	3	100	0.565	2 - 4	95	0.82	2 - 6
2N7312	FRS9230R, H	126 X 182	3	200	1.32	2 - 4	190	1.83	2 - 6
2N7316	FRM9140R, H	170 X 200	4	100	0.30	2 - 4	95	0.44	2 - 6
2N7318	FRM9240R, H	170 X 200	4	200	0.72	2 - 4	190	1.00	2 - 6
2N7317	FRS9140R, H	170 X 200	4	100	0.315	2 - 4	95	0.46	2 - 6
2N7319	FRS9240R, H	170 X 200	4	200	0.735	2 - 4	190	1.02	2 - 6
2N7322	FRK9150R, H	258 X 264	5	100	0.125	2 - 4	95	0.18	2 - 6
2N7324	FRM9250R, H	258 X 264	5	200	0.30	2 - 4	190	0.42	2 - 6
2N7323	FRF9150R, H	258 X 264	5	100	0.14	2 - 4	95	0.20	2 - 6
2N7325	FRF9250R, H	258 X 264	5	200	0.315	2 - 4	190	0.44	2 - 6
2N7328	FRK9160R, H	266 X 366	6	100	0.085	2 - 4	95	0.12	2 - 6
2N7330	FRK9260R, H	266 X 366	6	200	0.20	2 - 4	190	0.28	2 - 6

9
MIL. & RAD HARD POWER MOSFETS

POWER MOSFETs

10

PREVIEW PRODUCTS

DATA SHEETS		PAGE
HGTG30N120E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	10-3
HGTG34N100E2	N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)	10-7
HV250	Half Bridge Complimentary MOSFET Driver	10-11
HV255	Half Bridge Complimentary MOSFET Driver	10-15
HV350	Half Bridge N-Channel MOSFET Driver	10-19
HV400	High Speed MOSFET Driver	10-23
RFA14N50BE	N-Channel Enhancement-Mode Power Field-Effect Transistor	10-26
RFW2N06RLE	N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (MegaFET)	10-29
RFD3N08L	N-Channel Logic Level Power Field Effect Transistors	10-31
RFD3N08LSM		
RFD4N06L	N-Channel Logic Level Power Field Effect Transistors	10-33
RFD4N06LSM		
RFP15N08L	N-Channel Logic Level Power Field-Effect Transistor	10-35
RLP1N06CLE	Voltage Clamping - Current Limiting ESD Protected N-Channel Enhancement Mode Power Field-Effect Transistor	10-37
TA13349	Transient Suppressor Protected Power Switch	10-44
TA14832	Dual 5V Regulator with Logic Controlled Startup for Automotive Applications	10-46
TA50060	1A High Side Driver with Over-Load Protection	10-49

10**PREVIEW PRODUCTS**

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 50 Amp 1200 Volt
- Latch Free Operation
- Typical Fall Time - 580ns
- High Input Impedance
- Low Conduction Loss


Description

The HGTG30N120E2* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.


The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

*Formerly Developmental Type #49010

Package



Terminal Diagram



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

	HGTG30N120E2	UNITS
Collector-Emitter Voltage	1200	V
Collector-Gate Voltage, R _{GE} = 1MΩ	1200	V
Collector Current Continuous		
@ T _C = +25°C	50	A
@ V _{ge} = 15V @ T _C = +90°C	30	A
Collector Current Pulsed(1)	200	A
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area		
@ T _J = +150°C	200A @ 0.8 BV _{CES}	-
Power Dissipation Total		
@ T _C = +25°C	208	W
Derating T _C > +25°C	1.67	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time(2)		
@ V _{ge} = 15V	6	μS
@ V _{ge} = 10V	15	μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V_{CE(pk)} = 720V, T_C = 125°C, R_{GE} = 25Ω

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG30N120E2

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu\text{A}, V_{GE} = 0\text{V}$		1200	-	-	V
Collector-Emitter Leakage Current	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^\circ\text{C}$	-	-	1.0	mA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ\text{C}$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15\text{V}$	$T_C = +25^\circ\text{C}$	-	3.0	3.5	V
			$T_C = +125^\circ\text{C}$	-	3.2	3.5	V
		$I_C = I_{C90}, V_{GE} = 10\text{V}$	$T_C = +25^\circ\text{C}$	-	3.2	3.8	V
			$T_C = +125^\circ\text{C}$	-	3.4	3.8	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1\text{mA}$ $V_{CE} = V_{GE}$	$T_C = +25^\circ\text{C}$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{V}$		-	-	± 500	nA
Gate-Emitter Plateau Voltage	$V_{GE(pl)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15\text{V}$	-	185	240	nC
			$V_{GE} = 20\text{V}$	-	240	315	nC
Current Turn-on Delay Time	$t_{d(on)i}$	$L = 50\mu\text{H}, I_C = I_{C90}, R_g = 25\Omega,$ $V_{GE} = 15\text{V}, T_J = +125^\circ\text{C}$ $V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-off Delay Time	$t_{d(off)i}$			-	760	990	ns
Current Fall Time	t_{fi}			-	580	750	ns
Turn-off Energy(1)	W_{off}			-	8.4	-	mJ
Thermal Resistance	$R_{\theta JC}$					-	0.5

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0\text{A}$). The HGTG30N120E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTIC (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.

10
PREVIEW PRODUCTS




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE.




FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT.

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05/t_{d(off)}$. $t_{d(off)}$ (deadtime) (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C)/W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \cdot I_{CE})/2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max2} \cdot W_{off}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

N-Channel Enhancement-Mode Insulated Gate Bipolar Transistor (IGBT)

August 1991

Features

- 55 Amp 1000 Volt
- Latch Free Operation
- Typical Fall Time - 710ns
- High Input Impedance
- Low Conduction Loss


Description

The HGTG34N100E2* is a MOS gated high voltage switching device combining the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C.


The IGBTs are ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.

*Formerly Developmental Type #TA9895

Package



Terminal Diagram



Absolute Maximum Ratings (T_C = +25°C), Unless Otherwise Specified

		UNITS
Collector-Emitter Voltage	BV _{CES}	1000 V
Collector-Gate Voltage, R _{GE} = 1MΩ	V _{CGR}	1000 V
Collector Current Continuous		
@ T _C = +25°C	I _{C25}	55 A
@ V _{ge} = 15V, @ T _C = +90°C	I _{C90}	34 A
Collector Current Pulsed(1)	I _{CM}	200 A
Gate-Emitter Voltage Continuous	V _{GES}	±20 V
Gate-Emitter Voltage Pulsed	V _{GEM}	±30 V
Switching Safe Operating Area		
@ T _J = +150°C	SSOA	200A @ .8 BV _{CES} -
Power Dissipation Total	P _D	
@ T _C = +25°C		208 W
Derating T _C > +25°C		1.67 W/°C
Operating and Storage Junction Temperature Range	T _J , T _{STG}	-55 to +150 °C
Maximum Lead Temperature for Soldering	T _L	260 °C
Short Circuit Withstand Time(2)	t _{sc}	
@ V _{ge} = 15V		3 μS
@ V _{ge} = 10V		10 μS

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

(2) V_{CE(pk)} = 600V, T_C = 125°C, R_{GE} = 25Ω

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Specifications HGTG34N100E2

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu\text{A}, V_{GE} = 0\text{V}$		1000	-	-	V
Collector-Emitter Leakage Current	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = +25^\circ\text{C}$	-	-	1.0	mA
		$V_{CE} = 0.8 BV_{CES}$	$T_C = +125^\circ\text{C}$	-	-	4.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C90}, V_{GE} = 15\text{V}$	$T_C = +25^\circ\text{C}$	-	2.8	3.2	V
			$T_C = +125^\circ\text{C}$	-	2.8	3.1	V
		$I_C = I_{C90}, V_{GE} = 10\text{V}$	$T_C = +25^\circ\text{C}$	-	2.9	3.3	V
			$T_C = +125^\circ\text{C}$	-	3.0	3.4	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 1\text{mA}, V_{CE} = V_{GE}$	$T_C = +25^\circ\text{C}$	3.0	4.5	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20\text{V}$		-	-	± 500	nA
Gate-Emitter Plateau Voltage	$V_{GE(pl)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$		-	7.3	-	V
On-State Gate Charge	$Q_{G(on)}$	$I_C = I_{C90}, V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15\text{V}$	-	185	240	nC
			$V_{GE} = 20\text{V}$	-	240	315	nC
Current Turn-on Delay Time	$t_{d(on)i}$	$L = 50\mu\text{H}, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 15\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-off Delay Time	$t_{d(off)i}$			-	610	795	ns
Current Fall Time	t_{fi}			-	710	925	ns
Turn-off Energy(1)	W_{off}			-	7.1	-	mJ
Current Turn-on Delay Time	$t_{d(on)i}$	$L = 50\mu\text{H}, I_C = I_{C90}, R_g = 25\Omega, V_{GE} = 10\text{V}, T_J = +125^\circ\text{C}, V_{CE} = 0.8 BV_{CES}$		-	100	-	ns
Current Rise Time	t_{ri}			-	150	-	ns
Current Turn-off Delay Time	$t_{d(off)i}$			-	460	600	ns
Current Fall Time	t_{fi}			-	670	870	ns
Turn-off Energy(1)	W_{off}			-	6.5	-	mJ
Thermal Resistance	$R_{\theta JC}$			-	0.5	0.6	$^\circ\text{C}/\text{W}$

(1) Turn-off Energy Loss (W_{off}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0\text{A}$). The HGTG34N100E2 was tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-off Switching Loss. This test method produces the true total Turn-off Energy Loss.




FIGURE 1. TRANSFER CHARACTERISTICS (TYPICAL)




FIGURE 2. SATURATION CHARACTERISTIC (TYPICAL)




FIGURE 3. DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 4. FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 5. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE




FIGURE 6. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT. (REFER TO APPLICATION NOTES AN7254 AND AN7260.)




FIGURE 7. SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 8. TURN-OFF SWITCHING LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.

10
PREVIEW PRODUCTS




FIGURE 9. TURN-OFF DELAY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT.




FIGURE 10. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT AND VOLTAGE.




FIGURE 11. COLLECTOR-EMITTER SATURATION VOLTAGE.




FIGURE 12. INDUCTIVE SWITCHING TEST CIRCUIT.

Operating Frequency Information

Operating frequency information for a typical device (Figure 10) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 7, 8 and 9. The operating frequency plot (Figure 10) of a typical device shows f_{max1} or f_{max2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{max1} is defined by $f_{max1} = 0.05 / t_{d(off)}$. $t_{d(off)}$ deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(off)}$ is defined as the time between the 90% point of the trailing edge of the input pulse and the point where the collector current falls to 90% of its maximum value. Device turn-off delay can establish an additional

frequency limiting condition for an application other than T_{JMAX} . $t_{d(off)}$ is important when controlling output ripple under a lightly loaded condition.

f_{max2} is defined by $f_{max2} = (P_D - P_C) / W_{off}$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C) / R_{gJC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 10) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \cdot I_{CE}) / 2$. W_{off} is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CE} = 0A$).

The switching power loss (Figure 10) is defined as $f_{max2} \cdot W_{off}$. Turn-on switching losses are not included because they can be greatly influenced by external circuit conditions and components.

PRELIMINARY

May 1991

Half Bridge Complementary MOSFET Driver

Features

- Bipolar or Unipolar Supply Operation
- Wide Supply Range $\pm 40V$ to $+450V$, $-100V$
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current **2A**
- Fast Switching Times **100ns**
- Frequency Range **DC-30kHz**

Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV250CP	$0^{\circ}C \leq T_A \leq +75^{\circ}C$	16 Pin Plastic DIP
HV250IP	$-40^{\circ}C \leq T_A \leq +85^{\circ}C$	16 Pin Plastic DIP
HV250MJ*	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	16 Pin Ceramic DIP

Description

The HV250 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs. The circuit has wide supply voltage range, from 80VDC to 450VDC in unipolar connection or $\pm 40VDC$ to $+450VDC$ and $-100VDC$. In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs. The actual voltage that the gates are driven to is set by the user, up to 20V for V_{GS} .


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

Pinout

HV250CP (16 PIN PLASTIC DIP)
TOP VIEW



Functional Diagram



Specifications HV250

Absolute Maximum Ratings

Voltage Between +V _S and -V _S	500V
Voltage Between +V _I and -V _I	30V
Voltage Between -V _S and -V _I	250V
Peak Output Current	2A
Logic Input Voltage	+V _L
Over Current Sense to V _S 	7V
Fault Output Current	1mA

Operating Temperature Range

HV250CP	0°C ≤ T _A ≤ +75°C
HV250IP	-40°C ≤ T _A ≤ +85°C
HV250MJ*	-55°C ≤ T _A ≤ +125°C
Storage Temperature Range	-65°C ≤ T _A ≤ +150°C
Maximum Junction Temperature	+175°C

* Offered at a Later Date

Electrical Specifications V_{CC} = +40V, V_{EE} = -40V, C_L = 10nF, V_L = 5V Unless Otherwise Specified

PARAMETER	TEMP	HV250CP, HV250IP			UNITS
		MIN	TYP	MAX	
INPUT CHARACTERISTICS					
Input Voltage, High (V _{IH})	Full	2.4	-	-	V
Input Voltage, Low (V _{IL})	Full	-	-	0.8	V
Input Current (I _{IH})	+25°C	-	-	300	μA
	Full	-	-	300	μA
Input Current, Low (I _{IL})	+25°C	-150	-	-	μA
	Full	-150	-	-	μA
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S -0.2	-	-	V
OUT1 Voltage (Low)	Full	-	-	+V _S -19	V
OUT2 Voltage (High)	Full	-V _S +19	-	-	V
OUT2 Voltage (Low)	Full	-	-	-V _S +0.2	V
Fault Output (V _{OH})	Full	4.5	-	-	V
Fault Output (V _{OL})	Full	-	-	0.8	V
POWER SUPPLY					
I _{CC}	Full	-	-	200	μA
I _{EE}	Full	-	-	200	μA
I _L	Full	-	-	4	mA

Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T_{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D4}	Same as T_{D0-1} for the low side switch.
T_{D3}	Same as T_{D1-1} for the low side switch.
T_{R1}	Output rise time from the 10% - 90% points for the high side switch.
T_{R2}	Output rise time from the 10% - 90% points for the low side switch.
T_{F1}	Output fall time from the 10% - 90% points for the high side switch.
T_{F2}	Output fall time from the 10% - 90% points for the low side switch.
T_{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T_{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T_{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T_{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits





FIGURE 1. INVERTING DRIVE SWITCHING TIME (HIGH SIDE)






FIGURE 2. NON-INVERTING DRIVER SWITCHING TIME (LOW SIDE)

10
PREVIEW PRODUCTS


Overcurrent Test Waveforms

OVERCURRENT TEST CIRCUIT



OVERCURRENT

INPUT
(1 OR 2)



PRELIMINARY

May 1991

Half Bridge Complementary MOSFET Driver

Features

- Bipolar or Unipolar Supply Operation
- Wide Supply Range $\pm 40V$ to $\pm 225V$
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current 2A
- Fast Switching Times 100ns
- Frequency Range 10kHz to 100kHz

Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV255CP	$0^{\circ}C \leq T_A \leq +75^{\circ}C$	16 Pin Plastic DIP
HV255IP	$-40^{\circ}C \leq T_A \leq +85^{\circ}C$	16 Pin Plastic DIP
HV255MJ*	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	16 Pin Ceramic DIP

Description


The HV255 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs or IGBTs. The circuit has wide supply voltage range, from 80VDC to 450VDC in unipolar connection or $\pm 40VDC$ to $\pm 225VDC$. In addition the logic supply can float within the high voltage rails.

The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.


The outputs provide up to 2A current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to 20V for V_{GS} .

Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

Pinout



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991 * Offered at a later date.

File Number 2847

Specifications HV255

Absolute Maximum Ratings

Voltage Between +V _S and -V _S	500V
Voltage Between +V _I and -V _I	30V
Voltage Between -V _S and -V _I	250V
Peak Output Current	2A
Logic Input Voltage	+V _L
Over Current Sense to V _S 	7V
Fault Output Current	1mA

Operating Temperature Range

HV255CP	0°C ≤ T _A ≤ +75°C
HV255IP	-40°C ≤ T _A ≤ +85°C
HV255MJ*	-55°C ≤ T _A ≤ +125°C
Storage Temperature Range	-65°C ≤ T _A ≤ +150°C
Maximum Junction Temperature	+175°C

* Offered at a Later Date

Electrical Specifications V_{CC} = +40V, V_{EE} = -40V, C_L = 10nF, V_L = 5V Unless Otherwise Specified

PARAMETER	TEMP	HV255CP, HV255IP			UNITS
		MIN	TYP	MAX	
INPUT CHARACTERISTICS					
Input Voltage, High (V _{IH})	Full	2.4	-	-	V
Input Voltage, Low (V _{IL})	Full	-	-	0.8	V
Input Current (I _{IH})	+25°C	-	-	300	μA
	Full	-	-	300	μA
Input Current, Low (I _{IL})	+25°C	150	-	-	μA
	Full	150	-	-	μA
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S - 0.2	-	-	V
OUT1 Voltage (Low)	Full	-	-	+V _S - 19	V
OUT2 Voltage (High)	Full	-V _S + 19	-	-	V
OUT2 Voltage (Low)	Full	-	-	-V _S + 0.2	V
Fault Output (V _{OH})	Full	4.5	-	-	V
Fault Output (V _{OL})	Full	-	-	0.8	V
POWER SUPPLY					
I _{CC}	Full	-	-	200	μA
I _{EE}	Full	-	-	200	μA
I _L	Full	-	-	4	mA

Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T_{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D4}	Same as T_{D0-1} for the low side switch.
T_{D3}	Same as T_{D1-1} for the low side switch.
T_{R1}	Output rise time from the 10% - 90% points for the high side switch.
T_{R2}	Output rise time from the 10% - 90% points for the low side switch.
T_{F1}	Output fall time from the 10% - 90% points for the high side switch.
T_{F2}	Output fall time from the 10% - 90% points for the low side switch.
T_{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T_{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T_{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T_{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits





FIGURE 1. INVERTING DRIVE SWITCHING TIME (HIGH SIDE)






FIGURE 2. NON-INVERTING DRIVER SWITCHING TIME (LOW SIDE)

10
PREVIEW PRODUCTS


Overcurrent Test Waveforms

OVERCURRENT TEST CIRCUIT



OVERCURRENT

INPUT
(1 OR 2)



PRELIMINARY

May 1991

Half Bridge N-Channel MOSFET Driver

Features

- Unipolar Supply Operation
- Wide Supply Range +40V to +450V
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current 2A
- Fast Switching Times 100ns
- Frequency Range DC -30kHz

Applications

- Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV350CP	$0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$	16 Pin Plastic DIP
HV350IP	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	16 Pin Plastic DIP
HV350MJ*	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	16 Pin Ceramic DIP

Description

The HV350 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of totem pole power MOSFETs or IGBTs. The circuit has wide supply voltage range, from 40VDC to 450VDC. In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V, but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to 20V for V_{GS} .


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled. An oscillator and charge pump current are integrated for high side operation.

Pinout

HV350CP (16 PIN PLASTIC DIP)
TOP VIEW



Functional Diagram



Specifications HV350

Absolute Maximum Ratings

Voltage Between +V _S and -V _S	500V
Voltage Between +V _I and -V _I	30V
Voltage Between -V _S and -V _I	0V
Peak Output Current	2A
Logic Input Voltage	+V _L
Over Current Sense to V _S 	7V
Fault Output Current	1mA

Operating Temperature Range

HV350CP	0°C ≤ T _A ≤ +75°C
HV350IP	-40°C ≤ T _A ≤ +85°C
HV350MJ*	-55°C ≤ T _A ≤ +125°C
Storage Temperature Range	-65°C ≤ T _A ≤ +150°C
Maximum Junction Temperature	+175°C

* Offered at a Later Date

Electrical Specifications V_{CC} = +40V, V_{EE} = GND, C_L = 10nF, V_L = 5V Unless Otherwise Specified

PARAMETER	TEMP	HV350CP, HV350IP			UNITS
		MIN	TYP	MAX	
INPUT CHARACTERISTICS					
Input Voltage, High (V _{IH})	Full	2.4	-	-	V
Input Voltage, Low (V _{IL})	Full	-	-	0.8	V
Input Current (I _{IH})	+25°C	-	-	300	μA
	Full	-	-	300	μA
Input Current, Low (I _{IL})	+25°C	-150	-	-	μA
	Full	-150	-	-	μA
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S +19	-	-	V
OUT1 Voltage (Low)	Full	-	-	0.5	V
OUT2 Voltage (High)	Full	19	-	-	V
OUT2 Voltage (Low)	Full	-	-	0.5	V
Fault Output (V _{OH})	Full	4.5	-	-	V
Fault Output (V _{OL})	Full	-	-	0.8	V
POWER SUPPLY					
I _{CC}	Full	-	-	2	mA
I _{EE}	Full	-	-	2	mA
I _L	Full	-	-	4	mA

Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T_{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D4}	Same as T_{D0-1} for the low side switch.
T_{D3}	Same as T_{D1-1} for the low side switch.
T_{R1}	Output rise time from the 10% - 90% points for the high side switch.
T_{R2}	Output rise time from the 10% - 90% points for the low side switch.
T_{F1}	Output fall time from the 10% - 90% points for the high side switch.
T_{F2}	Output fall time from the 10% - 90% points for the low side switch.
T_{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T_{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T_{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T_{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.

Switching Time Test Circuits





FIGURE 1. INVERTING DRIVE SWITCHING TIME (HIGH SIDE)







FIGURE 2. NON-INVERTING DRIVER SWITCHING TIME (LOW SIDE)

Overcurrent Test Waveforms

OVERCURRENT TEST CIRCUIT



PRELIMINARY

May 1991

High Speed MOSFET Driver

Features

- Fast Fall Times 22ns (10,000pF)
- No Supply Current in Quiescent State
- Peak Output Source Current 6A
- Peak Output Sink Current 30A
- High Frequency Capability 300kHz

Applications

- Switching Power Supplies
- DC/DC Converters
- Motor Controllers
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HV400CP	0°C to +75°C	8 Pin Plastic Mini-DIP
HV400CB	0°C to +75°C	8 Pin Plastic SOIC
HV400IP	-40°C to +85°C	8 Pin Plastic Mini-DIP
HV400IB	-40°C to +85°C	8 Pin Plastic SOIC

Description

The HV400 is a single monolithic, non-inverting high speed driver designed to drive large capacitive loads at high slew rates. The device is optimized for capacitive loads in the 5,000pF to 100,000pF range. It features an output stage capable of sourcing up to 6A through the high-side NPN switch and sinking up to 30A through the low-side SCR switch. Rise and fall times of 70ns and 30ns respectively are achieved driving a 20,000pF load. The output high and low side switches are pinned out separately allowing independent control of power MOSFET gate rise and fall times.


Special features are included in the device to provide a simple, high speed gate drive circuit for power MOSFET in application using pulse transformers. An optional on-chip diode works with an external storage capacitor to store energy from the pulse transformer after the gate drive pulse has completed its low to high transition. The storage capacitor supplies the gate drive current to turn on the MOSFET which overcomes the di/dt limitations of the pulse transformer. The high current drive capability of the HV400 using the floating supply provides a cost effective improvement over existing methods.

Another feature of the HV400 is the absence of quiescent current. When used with PWM control ICs, additional low voltage supply current to power the MOSFET driver during startup, is not needed.

The device is fabricated in the High Frequency Bipolar DI process which provides latchproof operation in the presence of transients on the power and signal lines. It is available in the 8 pin Plastic DIP and 8 pin SOIC (Commercial and Industrial grades).

Pinout

HV400CP (PLASTIC DIP)
HV400CB (SOIC)
TOP VIEW



Specifications HV400

Absolute Maximum Ratings

Voltage Between V+ and GND Terminals	30V
Input Voltage (Max)	+V + 1V
Input Voltage (Min)	GND -1V
Max Clamp Current (Pin 7)	TBD
Peak Output Source Current	6A
Peak Output Sink Current	30A
Power Dissipation at $T_A = +25^{\circ}\text{C}$	1.2W Mini-DIP
Derate Above 65°C	15mW/ $^{\circ}\text{C}$ Mini-DIP

Operating Temperature Range

HV400CP/CB	$0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$
HV400IP/IB	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
Storage Temperature Range	$-65^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$



Electrical Specifications (Static) Test Conditions: +V = +20V at +25°C

SYMBOL	PARAMETER	TEST CONDITIONS	MINIMUM REQUIREMENT			UNITS
			MIN	TYP	MAX	
V_{IH}	Input Voltage, High	$V_{OUT} = 0V, I_{OUT HI} = 1mA$	1.5	1.9	2.3	V
V_{IL}	Input Voltage, Low	$V_{OUT} = 18V, I_{OUT LO} = -3mA$	16.8	17.1	17.3	V
I_{IH}	Input Current, High (Pin 2)	$V_{IN} = +20V, I_{OUT HI} = 0mA$	11	14.2	17	mA
		$I_{OUT HI} = 150mA$	11.25	14.7	18	mA
I_{IL}	Input Current, Low (Pin 2)	$V_{IN} = 0V$	0	0.7	1.0	μA
V_{OH}	Output Voltage, High	$V_{IN} = +V, I_{OUT} = 150mA$	16.7	16.9	17.1	V
V_{OL}	Output Voltage, Low	$V_{IN} = 0V, I_{OUT} = -150mA$	0.8	0.88	1.0	V
V_F	Clamp Diode Forward Voltage	$I_D = 100mA$	0.9	1.02	1.1	V
I_R	Reverse Leakage Current	$V_R = 20V$	-	0.1	1.0	μA
I_{OL}	Off Leakage Current (Pin 8)	$V_{OUT} = 0V, V_{IN} = 0V$	0	10	50	μA

Electrical Specifications (Dynamic) Test Conditions: +V = 20V, $C_L = 10nF$

SYMBOL	PARAMETER	TEST CONDITIONS	MINIMUM REQUIREMENT			UNITS
			MIN	TYP	MAX	
T_{D1}	Delay, Input to Output	Figure 1	-	10	-	ns
T_{D2}	Delay, Input to Output	Figure 1	-	10	-	ns
T_R	Output Rise Time	Figure 1	-	66	-	ns
T_F	Output Fall Time	Figure 1	-	22	-	ns
T_{OR}	Output, Recovery Time	Figure 1	-	1000	1200	ns
T_{RR}	Clamp Diode, Recovery Time		-	TBD	-	ns

Timing Diagram



NOTE: Wiring Inductance Reduced to Absolute Minimum
 FIGURE 1. HV400 TEST CIRCUIT

Application Circuit




FIGURE 2. PRIMARY APPLICATION FOR HV400 IS WITH A PUSH-PULL DRIVEN PULSE TRANSFORMER

10
 PREVIEW PRODUCTS

DEVELOPMENTAL
**N-Channel Enhancement-Mode
Power Field-Effect Transistor**

August 1991

Features


- 14A, 500V
- $R_{DS(ON)}$: 0.4 Ω
- Fall Time = 5ns
- Very Fast Turn-Off Characteristics
- Nanosecond Switching Speeds
- UIS SOA Rating Curve (Single Pulse)
- SOA is Power-Dissipation Limited
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Electrostatic Discharge Protected

Description

The RFA14N50BE is an n-channel fast switching MOSFET transistor that is designed for switching regulators, inverters and motor drivers. The RFA14N50BE is a monolithic structure incorporating a high voltage, high current MOSFET, a control MOSFET and ESD protection diodes. As indicated in the symbol to the right, the turn on of the main MOSFET is controlled by Gate 1 (G1). The control MOSFET, controlled by Gate 2 (G2), is distributed throughout the structure and provides a very low impedance and low inductive path to discharge the gate of the main MOSFET rapidly when very fast turn-off is desired. A separate return connection, Source Kelvin (Sk), is provided for the gate drive circuits to avoid voltage induced transients from the output circuits during switching. The RFA14N50BE MOSFET transistor can be operated directly from integrated circuits.

The RFA14N50BE is supplied in the JEDEC MO-093 (5-lead) plastic package.


Package

 MO-093
TOP VIEW


- 1 - Gate 1
- 2 - Gate 2
- 3 - Drain
- 4 - Source Kelvin
- 5 - Source

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFA14N50BE	UNITS
Drain-Source Voltage	500	V
Drain Current, Continuous	14	A
Pulsed	56	A
Gate-Source Voltage	+14, -0.3	V
Control FET Gate-Source Voltage	+14, -0.3	V
Electrostatic Discharge Rating, Mil-Std-883, Category B(2)	2	KV
Avalanche Current	14	A
Single Pulse Avalanche Rating	760	mJ
Control FET Avalanche Current	1.5	A
Control FET Single Pulse Avalanche Rating	50	mJ
Power Dissipation, at $T_C = +25^\circ\text{C}$	180	W
Derating $T_C > +25^\circ\text{C}$	1.4	W/ $^\circ\text{C}$
Control FET Power Dissipation, at $T_C = 25^\circ\text{C}$	21	W
Derated $T_C > +25^\circ\text{C}$	0.17	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$


Specifications RFA14N50BE

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	500	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	-	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}$	-	-	250	μA
		at $T_C = +125^\circ\text{C}$	-	-	1000	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 12\text{V}$	-	-	1	μA
		$V_{GS} = -0.3\text{V}$	-	-	-1	μA
On Resistance	$R_{DS(ON)}$	$I_D = 14.0\text{A}, V_{GS} = 10\text{V}$	-	-	0.4	Ω
Total Gate Charge	Q_G	$V_{DS} = 400\text{V}, I_D = 14\text{A}$	-	-	135	nC
Gate Charge at 5V	$Q_G(5)$	$R_L = 28.6\Omega, V_{GS} = 0-10\text{V}$	-	-	75	nC
Threshold Gate Charge	$Q_G(TH)$			-	5.0	nC
SWITCHING CHARACTERISTICS						
Turn-On Time	$t_{(ON)}$	$V_{DD} = 250\text{V}, I_D = 14\text{A}$	-	-	75	ns
Turn-On Delay Time	$t_{D(ON)}$	$R_L = 17.9\Omega$	-	14	-	ns
Rise Time	t_r	$R_{GS1} = 6.25\Omega, R_{GS2} = 20\Omega$	-	30	-	ns
Turn-Off Delay Time	$t_{D(OFF)}$	$V_{GS1} = V_{GS2} = +10\text{V}$	-	15	-	ns
Fall Time	t_f		-	5	-	ns
Turn-Off Time	$t_{(OFF)}$		-	-	50	ns
SOURCE-DRAIN DIODE CHARACTERISTICS						
Continuous Source Current	I_S		-	-	14	A
Pulsed Source Current	I_{SM}		-	-	56	A
Forward Voltage	V_{SD}	$I_S = 14\text{A}, V_{GS} = 0\text{V}$	-	-	1.4	V
Reverse Recovery Time	T_{RR}	$I_F = 4\text{A}, V_{GS} = 0\text{V}$	-	-	750	ns
CONTROL GATE CHARACTERISTICS						
Static Drain-to-Source	$R_{DS(ON)}$	$V_{GS} = 10\text{V}, I_D = 1.0\text{A}$	-	2.2	-	Ω
Drain-Source Breakdown Voltage	V_{DSS}	$I_D = 1.0\text{mA}, V_{GS} = 0\text{V}$	14	15	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	3	-	5	V
Total Gate Charge	Q_G	$V_{GS} = 10\text{V}, I_D = 1.0\text{A}$	-	-	5	nC
THERMAL RESISTANCE						
Junction-to-Case	$R_{\theta JC}$	-	-	-	0.70	$^\circ\text{C/W}$
Junction to Ambient	$R_{\theta JA}$	-	-	-	40	$^\circ\text{C/W}$

Resistive Switching

SWITCHING TEST CIRCUIT



SWITCHING WAVEFORMS



N-Channel Logic Level Enhancement-Mode Power Field-Effect Transistor (MegaFET)

August 1991

Features


- 2A, 60V
- $R_{DS(ON)} = 0.160\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Electrostatic Discharge Protected

Description

The RFW2N06RLE n-channel logic level ESD protected power MOSFET is manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFW2N06RLE was designed for use with logic level (5 Volt) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3-5 volt range, thereby facilitating true on-off power control directly from logic circuit supply voltages.


The RFW2N06RLE is supplied in the 4-Pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFW2N06RLE	UNITS
Drain-Source Voltage	60	V
Drain-Gate Voltage ($R_{GS} = 1\text{m}\Omega$)	60	V
Gate-Source Voltage	+10, -5	V
Drain Current, RMS Continuous	2	A
Pulsed	14	A
Single Pulse Avalanche Rating	TBD	
Electrostatic Discharge Rating, ESD, MIL-STD-883	2	KV
Power Dissipation Total @ $T_C = +25^\circ\text{C}$	1.5	W
Power Dissipation Derating $T_C > +25^\circ\text{C}$	0.012	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

Specifications RFW2N06RLE

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25\text{mA}$ $V_{GS} = 0\text{V}$	60	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	1	2	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60\text{V}$ $V_{GS} = 0\text{V}$	-	1	μA
		at $T_C = +150^\circ\text{C}$	-	50	μA
Gate Source Leakage Current	I_{GSS}	$V_{GS} = +10\text{V}$	-	10	μA
		$V_{GS} = -5\text{V}$	-	10	μA
On Resistance	$R_{DS(ON)}$	$I_D = 2\text{A}$ $V_{GS} = 5.0\text{V}$	-	0.160	Ω
		$I_D = 2\text{A}$ $V_{GS} = 4.0\text{V}$	-	0.200	Ω
Turn-On Time	$t_{(ON)}$		-	TBD	ns
Turn-On Delay Time	$t_{D(ON)}$		TBD	-	ns
Rise Time	t_R		TBD	-	ns
Turn-Off Delay Time	$t_{D(OFF)}$		TBD	-	ns
Fall Time	t_F		TBD	-	ns
Turn-Off Time	$t_{(OFF)}$		-	TBD	ns
Total Gate Charge	$Q_G(TOT)$	$V_{GS} = 0-10\text{V}$	-	TBD	nC
Gate Charge at 5 Volts	$Q_G(5)$	$V_{GS} = 0-5\text{V}$	-	TBD	nC
Threshold Gate Charge	$Q_G(TH)$	$V_{GS} = 0-1\text{V}$	-	TBD	nC
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 2\text{A}$ $V_{GS} = 15\text{V}$	-	4.0	V
Turn-Off Energy Loss Per Cycle	E_{OFF}		-	TBD	μJ
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	TBD	$^\circ\text{C}/\text{W}$

Source-Drain Diode Ratings and Characteristics

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Forward Voltage	V_{SD}	$I_{SD} = 2\text{A}$	-	1.2	V
Reverse Recovery Time	T_{RR}	$I_F = 2\text{A}$, $di_f/dT = 100\text{A}/\mu\text{sec}$.	-	TBD	ns

RFD3N08L RFD3N08LSM

N-Channel Logic Level
Power Field Effect Transistors

August 1991

Features



- 3A, 80V
- $R_{DS(on)} = 0.80\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly From Q-MOS, N-MOS, or TTL Circuits
- SOA is Power-Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

Description

The RFD3N08L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.


The RFD3N08L is supplied in the JEDEC TO-251 plastic package and the RFD3N08LSM is supplied in the JEDEC TO-252 plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	80V
Drain-Gate Voltage, ($R_{GS} = 1\text{m}\Omega$), V_{DGR}	80V
Gate-Source Voltage, V_{GS}	$\pm 10\text{V}$
Drain Current:	
RMS Continuous, I_D	3A
Pulsed, I_{DM}	7A
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	30W
Derate Above $T_C = +25^\circ\text{C}$	0.20W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to +175°C

Specifications RFD3N08L, RFD3N08LSM

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1	2.5	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 70\text{V}$	-	1	μA
		$V_{DS} = 70\text{V} @ T_C = 125^\circ\text{C}$	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0\text{V}$	-	100	nA
Drain-Source on Voltage	$V_{DS(on)}$	$I_D = 1.5\text{A}, V_{GS} = 5\text{V}$	-	1.2	Ω
		$I_D = 3\text{A}, V_{GS} = 5\text{V}$	-	2.5	V
On Resistance	$R_{DS(on)}$	$I_D = 1.5\text{A}, V_{GS} = 5\text{V}$	-	0.8	Ω
Total Gate Charge	$Q_{g(total)}$	$V_{GS} = 0 \text{ to } 10\text{V}$	-	8	nC
Gate Charge at 5V	$Q_{g(5)}$	$V_{GS} = 0 \text{ to } 5\text{V}$			
Threshold Gate Charge	$Q_{g(th)}$	$V_{GS} = 0 \text{ to } 1\text{V}$			
Plateau Voltage	$V_{(plateau)}$	$I_D = 3\text{A}, V_{DS} = 15\text{V}$	-	4.5	V
Turn-On Delay Time	$t_{D(on)}$	$V_{DD} = 40\text{V}, I_D = 1\text{A}$ $R_G = 6.25\text{V}, V_{GS} = 5\text{V}$	-	20	ns
Rise Time	t_R		-	130	ns
Turn-Off Delay Time	$t_{D(off)}$		-	40	ns
Fall Time	t_F		-	160	ns
Thermal Resistance, Junction to Case	$R_{\theta JC}$			-	5

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	V_{SD}	$I_{SD} = 1\text{A}$	-	1.4	V
Reverse Recovery Time	t_{rr}	$I_f = 2\text{A}, di_f/dt = 100\text{A}/\mu\text{s}$	-	150(typ.)	ns

RFD4N06L RFD4N06LSM

N-Channel Logic Level
Power Field Effect Transistors

August 1991

Features



- 4A, 60V
- $R_{DS(on)} = 0.60\Omega$
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly From Q-MOS, N-MOS, or TTL Circuits
- SOA is Power-Dissipation Limited
- 175°C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

Description

The RFD4N06L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.


The RFD4N06L is supplied in the JEDEC TO-251 plastic package and the RFD4N06LSM is supplied in the JEDEC TO-252 plastic package.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

Drain-Source Voltage, V_{DSS}	60V
Drain-Gate Voltage, V_{DGS}	60V
Gate-Source Voltage, V_{GS}	$\pm 10V$
Drain Current:	
RMS Continuous, I_D	4A
Pulsed, I_{DM}	10A
Power Dissipation, P_D :	
$T_C = +25^\circ\text{C}$	30W
Derate Above $T_C = +25^\circ\text{C}$	0.20W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range, T_J, T_{STG}	-55 to +175°C

Specifications RFD4N06L, RFD4N06LSM

Electrical Characteristics ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}, V_{GS} = 0\text{V}$	60	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1	2.5	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 50\text{V}$	-	1	μA
		$V_{DS} = 50\text{V} @ T_C = 125^\circ\text{C}$	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}, V_{DS} = 0\text{V}$	-	100	nA
Drain-Source on Voltage	$V_{DS(on)}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.8	V
		$I_D = 2\text{A}, V_{GS} = 5\text{V}$	-	2.0	V
		$I_D = 4\text{A}, V_{GS} = 7.5\text{V}$	-	4.0	V
On Resistance	$R_{DS(on)}$	$I_D = 1\text{A}, V_{GS} = 5\text{V}$	-	0.6	Ω
Total Gate Charge	$Q_g(\text{total})$	$V_{GS} = 0 \text{ to } 10\text{V}$	-	8	nC
Gate Charge at 5V	$Q_g(5)$	$V_{GS} = 0 \text{ to } 5\text{V}$		5	nC
Threshold Gate Charge	$Q_g(\text{th})$	$V_{GS} = 0 \text{ to } 1\text{V}$		1	nC
Plateau Voltage	$V_{(\text{plateau})}$	$I_D = 4\text{A}, V_{DS} = 15\text{V}$	-	4.5	V
Turn-On Delay Time	$t_{D(on)}$	$V_{DD} = 30\text{V}, I_D = 1\text{A}$ $R_G = 6.25\text{V}, V_{GS} = 5\text{V}$	-	20	ns
Rise Time	t_R		-	130	ns
Turn-Off Delay Time	$t_{D(off)}$		-	40	ns
Fall Time	t_F		-	160	ns
Thermal Resistance, Junction to Case	$R_{\theta JC}$		-	5	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX.	
Forward Voltage	V_{SD}	$I_{SD} = 1\text{A}$	-	1.4	V
Reverse Recovery Time	t_{rr}	$I_f = 2\text{A}, di_f/dt = 100\text{A}/\mu\text{s}$	-	150(typ.)	ns

N-Channel Logic Level Power Field-Effect Transistor

August 1991


Features

- 15A, 80V
- $R_{DS(ON)}$: 0.14 Ω
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly from Q-MOS, N-MOS, TTL Circuits
- SOA is Power-Dissipation Limited
- +175 $^{\circ}$ C Rated Junction Temperature
- Logic Level Gate
- High Input Impedance

Description


The RFP15N08L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^{\circ}\text{C}$), Unless Otherwise Specified

	RFP15N08L	UNITS
Drain-Source Voltage	80	V
Drain-Gate Voltage	80	V
Gate-Source Voltage	± 10	V
Drain Current, RMS Continuous	15	A
Pulsed	40	A
Power Dissipation Total @ $T_C = +25^{\circ}\text{C}$	72	W
Power Dissipation Derating $T_C = +25^{\circ}\text{C}$	0.48	W/ $^{\circ}\text{C}$
Operating and Storage Junction Temperature Range	-55 to +175	$^{\circ}\text{C}$

Specifications RFP15N08L

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}$ $V_{GS} = 0\text{V}$	80	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 1\text{mA}$	1	2.5	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 65\text{V}$	-	1	μA
		$V_{DS} = 65\text{V}$ at $T_C = +125^\circ\text{C}$	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 10\text{V}$ $V_{DS} = 0\text{V}$	-	100	nA
Drain-Source On Voltage	$V_{DS(ON)}$	$I_D = 7.5\text{A}$ $V_{GS} = 5\text{V}$	-	1.05	V
		$I_D = 15\text{A}$ $V_{GS} = 5\text{V}$	-	3.0	V
On Resistance	$R_{DS(ON)}$	$I_D = 7.5\text{A}$ $V_{GS} = 5\text{V}$	-	0.14	Ω
Total Gate Charge	$Q_G(\text{TOTAL})$	$V_{GS} = 0-10\text{V}$	-	80	nC
Gate Charge at 5V	$Q_G(5)$	$V_{GS} = 0-5\text{V}$			
Threshold Gate Charge	$Q_G(\text{TH})$	$V_{GS} = 0-1\text{V}$			
Plateau Voltage	$V(\text{PLATEAU})$	$I_D = 15\text{A}$ $V_{DS} = 15\text{V}$			
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD} = 40\text{V}$ $I_D = 7.5\text{A}$	-	40	ns
Rise Time	t_r	$R_G = 6.25\Omega$ $V_{GS} = 5\text{V}$	-	325	ns
Turn-Off Delay Time	$t_{D(OFF)}$		-	325	ns
Fall Time	t_f		-	325	ns
Thermal Resistance Junction to Case	$R\theta_{JC}$	-	-	2.083	$^\circ\text{C/W}$

Source-Drain Diode Ratings and Characteristics

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Forward Voltage	V_{SD}	$I_{SD} = 7.5\text{A}$	-	1.4	V
Reverse Recovery Time	T_{RR}	$I_F = 4\text{A}$, $di_f/dt = 100\text{a}/\mu\text{s}$	-	225(typ)	ns

Voltage-Clamping Current-Limited ESD-Protected N-Channel Enhancement-Mode Power Field-Effect Transistor

August 1991


Features

- 1A, 55V
- $R_{DS(ON)}$ 0.75 Ω
- I_{Limit} 1.1A to 1.5A Max @ +150 $^{\circ}$ C
- Built In Voltage Clamp
- Built In Current Limiting
- ESD Protected 2KV Min
- Controlled Switching Limits EMI and RFI
- +175 $^{\circ}$ C Rated Junction Temperature
- Logic Level Gate


Description

The RLP1N06CLE is an intelligent monolithic power circuit which incorporates a lateral bipolar transistor, resistors, zener diodes, and a PowerMOS transistor. The current limiting of this device allows it to be used safely in circuits where it is anticipated that a shorted load condition may be encountered. The drain-source voltage clamping offers precision control of the circuit voltage when switching inductive loads. "Logic Level" gates allow this device to be fully biased on with only 5.0V from gate to source. Input protection is provided for ESD up to 2KV.

Package



Terminal Diagram



Absolute Maximum Ratings ($T_C = +25^{\circ}$ C), Unless Otherwise Specified

	RLP1N06CLE	UNITS
Drain-Source Voltage	55	V
Drain-Gate Voltage	55	V
Gate-Source Voltage*	5.5	V
Reverse Voltage Gate Bias Not Allowed		
Electrostatic Voltage at $T_C = +25^{\circ}$ C	2	KV
Drain Current, Continuous	Self Limited	
Power Dissipation Total @ $T_C = +25^{\circ}$ C	36	W
Power Dissipation Derating $T_C > +25^{\circ}$ C	0.24	W/ $^{\circ}$ C
Operating and Storage Junction Temperature Range	-55 to +175	$^{\circ}$ C

* May be exceeded if current is limited to 10mA.

10

PREVIEW PRODUCTS

Specifications RLP1N06CLE

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Drain Source Breakdown Voltage	BV_{DSS}	$I_D = 20\text{mA}$ $V_{GS} = 0\text{V}$	55	70	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ $I_D = 0.25\text{mA}$	1	2.5	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 45\text{V}$ $V_{GS} = 0\text{V}$	-	5	μA
		at $T_C = +150^\circ\text{C}$	-	20	μA
Gate Source Leakage Current	I_{GSS}	$V_{GS} = 5\text{V}$	-	5	μA
		at $T_C = +150^\circ\text{C}$	-	20	μA
On Resistance	$R_{DS(ON)}$	$I_D = 1\text{A}$ $V_{GS} = 5.0\text{V}$	-	0.75	Ω
		at $T_C = +150^\circ\text{C}$	-	1.5	Ω
Limiting Current	$I_{DS(Limit)}$	$V_{DS} = 15.0\text{V}$ $V_{GS} = 5.0\text{V}$	1.8	3	A
		@ $T_C = 150^\circ\text{C}$	0.9	1.5	A
Turn-On Time	$t_{(ON)}$	$V_{DD} = 30.0\text{V}$	-	6.5	μs
Turn-On Delay Time	$t_{D(ON)}$	$I_D = 1\text{A}$	-	1.5	μs
Rise Time	t_R	$V_{GS} = 5.0\text{V}$	1.0	5.0	μs
Turn-Off Delay Time	$t_{D(OFF)}$	$R_{GS} = 25\Omega$	-	7.5	μs
Fall Time	t_F	$R_L = 30\Omega$	1.0	5.0	ms
Turn-Off Time	$t_{(OFF)}$		-	12.5	μs
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 1\text{A}$ $V_{DS} = 15.0\text{V}$	-	5.0	V
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	4.17	$^\circ\text{C/W}$
Thermal Resistance Junction to Ambient	$R_{\theta JC}$		-	80	$^\circ\text{C/W}$
Electrostatic Voltage	E_{SD}	Human Model (100pF, 1.5k Ω) Mil-Std-883B (Category B2)	2000	-	V

Source-Drain Diode Ratings and Characteristics

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Forward Voltage	V_{SD}	$I_{SD} = 5.5\text{A}$	-	1.5	V
Reverse Recovery Time	T_{RR}	$I_F = 5.5\text{A}$	-	1.0	ms

Performance Curves




FIGURE 1. SAFE-OPERATING-AREA CURVE




FIGURE 2. NORMALIZED POWER DISSIPATION vs. TEMPERATURE DERATING CURVE




FIGURE 3. TYPICAL NORMALIZED GATE-THRESHOLD VOLTAGE




FIGURE 4. NORMALIZED $r_{DS(ON)}$ vs. JUNCTION TEMPERATURE




FIGURE 5. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 6. TYPICAL SATURATION CHARACTERISTICS

Performance Curves (Continued)




FIGURE 7. DRAIN-SOURCE BREAKDOWN VOLTAGE vs. TEMPERATURE




FIGURE 8. NORMALIZED CURRENT LIMIT vs. TEMPERATURE




FIGURE 9. TYPICAL CAPACITANCE vs. VOLTAGE




FIGURE 10. SWITCHING TEST CIRCUIT

Temperature Dependence of Current Limiting and Switching Speed

The RLP1N06CLE is a monolithic power device which incorporates a Logic Level PowerMOS transistor with a resistor in series with the source. The base and emitter of a lateral bipolar transistor is connected across this resistor, and the collector of the bipolar transistor is connected to the gate of the PowerMOS transistor. When the voltage across the resistor reaches the value required to forward bias the emitter base junction of the bipolar transistor, the bipolar transistor "turns on". A series resistor is incorporated in series with the gate of the PowerMOS transistor allowing the bipolar transistor to drive the gate of the PowerMOS transistors to a voltage which just maintains a constant current in the PowerMOS transistor. Since both the

resistance of the resistor in series with the PowerMOS transistor source and voltage required to forward bias the base emitter junction of the bipolar transistor vary with the temperature, the current at which the device limits is a function of temperature. This dependence is shown in Figure 8.

The resistor in series with the gate of the PowerMOS transistor results in much slower switching than in most PowerMOS transistors. This is an advantage where fast switching can cause EMI or RFI. The switching speed is very predictable, and a minimum as well as maximum fall time is given in the device characteristics for this type.

Performance Curves (Continued)

DC Operation of the RLP1N06CLE

The limit of the drain-to-source voltage for operation in current limiting on a steady state (DC) basis is shown as Figure A. The dissipation in the device is simply the applied drain-to-source voltage multiplied by the limiting current. This device, like most PowerMOSFET devices today, is limited to +150°C. The maximum voltage allowable can, therefore, be expressed as:

$$V_S = \frac{+150^{\circ}\text{C} - T_{\text{Ambient}}}{I_{\text{LIMIT}} \times (R_{\theta\text{JC}} + R_{\theta})}$$

Duty Cycle Operation of the RLP1N06CLE

In many applications either the drain-to-source voltage or the gate drive is not available 100% of the time. The copper header on which the RLP1N06CLE is mounted has a very

large thermal storage capability, so for pulse widths of less than 100 milliseconds, the temperature of the header can be considered a constant case temperature calculated simply as:

$$T_C = (V_{SD} \times I_D \times D \times R_{\theta\text{CA}}) + T_{\text{Ambient}}$$

Generally the heat storage capability of the silicon chip in a power transistor is ignored for duty cycle calculations. Making this assumption, limiting junction temperature to +150°C and using the T_C calculated above, the expression for maximum V_{SD} under duty cycle operation is:

$$V_{SD} = \frac{+175^{\circ}\text{C} - T_C}{I_{\text{LIMIT}} \times D \times R_{\theta\text{JC}}}$$

These values are plotted as Figures B1 - B5 for various heatsink thermal resistances.




FIGURE A. DC OPERATION IN CURRENT LIMITING




FIGURE B1. MAXIMUM V_{DS} vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 2°C/W)




FIGURE B2. MAXIMUM V_{DS} vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 5°C/W)




FIGURE B3. MAXIMUM V_{DS} vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 10°C/W)

RLP1N06CLE




FIGURE B4. MAXIMUM V_{DS} vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (HEATSINK THERMAL RESISTANCE = 25°C/W)




FIGURE B5. MAXIMUM V_{DS} vs. AMBIENT TEMPERATURE IN CURRENT LIMITING. (NO EXTERNAL HEATSINK)

Limited Time Operations of the RLP1N06CLE

Protection for a limited period of time is sufficient for many applications. As stated above the heat storage in the silicon chip can usually be ignored for computations of over 10 milliseconds and the thermal equivalent circuit reduces to a simple enough circuit to allow easy computation on the limiting conditions. The variation in limiting current with temperature complicates the calculation of junction temperature, but a simple straight line approximation of the variation is accurate enough to allow meaningful computations. The curves shown as Figures C1-C5 give an accurate indication of how long the specified voltage can be applied to the device in the current limiting mode without exceeding the maximum specified 175°C junction temperature. In practice this tells you how long you have to alleviate the condition causing the current limiting to occur.




FIGURE C1. TIME TO 175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 2°C/W HEATSINK THERMAL CAPACITANCE = $4\text{j}/^\circ\text{C}$)




FIGURE C2. TIME TO 175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 5°C/W HEATSINK THERMAL CAPACITANCE = $2\text{j}/^\circ\text{C}$)




FIGURE C3. TIME TO 175°C IN CURRENT LIMITING (HEATSINK THERMAL RESISTANCE = 10°C/W HEATSINK THERMAL CAPACITANCE = $1\text{j}/^\circ\text{C}$)




FIGURE C4. TIME TO 175°C IN CURRENT LIMITING
(HEATSINK THERMAL RESISTANCE = 25°C/W
HEATSINK THERMAL CAPACITANCE = 5J/°C)




FIGURE C5. TIME TO 175°C IN CURRENT LIMITING
(NO EXTERNAL HEATSINK)

ADVANCE INFORMATION

August 1991

Transient Suppressor Protected Power Switch


Features

- $\pm 90\text{V}$ Transient Suppression
- 4V to 16V Operating Voltage
- 0.8A Current Load Capability
- Over-Voltage Shutdown Protected
- Short-Circuit Current Limiting
- Over-Temperature Shutdown Protected
Thermal Shutdown at 150°C (T_j)
- -40°C to $+105^\circ\text{C}$ Operating Temperature Range


Description

The TA13349 is a Power Integrated Circuit designed to suppress potentially damaging overvoltage transients up to $\pm 90\text{V}$ in amplitude. The device is designed to be operated in a pass-thru mode which allows the current to flow through the IC with minimal voltage drop. The protected load circuit is connected to the output of the TA13349. As such, the Transient Suppressor IC is designed to operate as a protected power switch which is capable of driving resistive, inductive or lamp loads with minimum risk of damage under stress conditions of over voltage or over current. The TA13349 is supplied in a 3 lead TO-220AB package.

Pinout



Functional Block Diagram



Specifications TA13349

Absolute Maximum Ratings

Input Voltage, V_{IN} 24V
 Load Current, I_{OUT} 800mA
 Transient Max Voltage, V_{IN} (15ms) $\pm 90V$

NOTE: $P_d = (V_{IN} - V_O) (I_O) + (V_{IN}) (I_{COMMON})$
 $T_j = T_A + (P_d) (\text{Thermal Resistance})$

Dissipation/Temperature Ratings

Thermal Resistance, θ_{jc} $4^{\circ}C/W$
 Junction Temperature $150^{\circ}C$
 Ambient Operating Temperature $-40^{\circ}C$ to $+105^{\circ}C$
 Storage Temperature $-40^{\circ}C$ to $+150^{\circ}C$
 Lead Temperature (During Solder): $265^{\circ}C$
 1/16 \pm 1/32" (1.59 \pm 0.79mm) from case for 10s maximum

Electrical Characteristics ($T_A = -40^{\circ}C$ to $+105^{\circ}C$, $V_{IN} = 4V$ to $16V$). Unless Otherwise Specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Input Operating Voltage	V_{IN}		4	-	16	V
Shutdown Voltage	V_{shsd}		16	-	18.5	V
Shutdown Temperature			-	150	-	$^{\circ}C$
Transient Pulse	I_{OUT}	$V_{IN} = \pm 90V$ for 15ms Pin 3 = 14V, Pin 2 = GND	-20	-	+20	mA
Short Circuit Current			1	-	2	A
V_{SAT} (Input-to-Output)		$V_{IN} = 4V, I_{OUT} = 175mA$	-	-	0.25	V
		$V_{IN} = 9V, I_{OUT} = 500mA$	-	-	0.65	V
		$V_{IN} = 16V, I_{OUT} = 800mA$	-	-	1.05	V
Common Current	I_{COM}	$V_{IN} = 16V, I_{OUT} = 100mA$	-	-	25	mA
		$V_{IN} = 16V, I_{OUT} = 800mA$	-	-	50	mA

ADVANCE INFORMATION

February 1991

Dual 5V Regulator With Logic Controlled Startup For Automotive Applications


Features

- Dual 5V Regulator
 - ▶ VOUT1 5V 50mA - Standby
 - ▶ VOUT2 5V 80mA - Enabled
 - ▶ Regulated 6.2V to 18V
 - ▶ Bandgap Voltage References
- Overvoltage Shutdown
- Short Circuit Current Limiting
- Thermal Shutdown Protection
- Power ON Delayed Reset Control
- Ignition Comparator & Logic Switch
- Data Comparator & Logic Switch
- 100x Current Multiplier/Amplifier


Description

The TA14832 is a Dual 5 Voltage Regulator IC in standard silicon bipolar technology. It is supplied with features that are complementary to the shutdown and startup requirements of the microcontroller. It has short circuit current and overvoltage protection plus thermal shutdown protection to meet the wide ranging requirements of Automotive applications. The TA14832 functions are complementary to the needs of microcontroller and memory circuits. The ignition comparator provides a switched output to the microcontroller port input and the microcontroller provides a logic switched output to the regulator enable input. The standby output of the regulator supplies the microcontroller/memory circuits. Other functions of the TA14832 include a data comparator and a logic switch to transfer remote data to the microcontroller at a 5V logic level (RDI input). Data is transmitted from the microcontroller (TDO output) to the input of the TA14832 current amplifier which amplifies and translates the signal to a high level from the output of an npn transistor open collector.

Pinout



Functional Block Diagram



Specifications TA14832

Absolute Maximum Ratings

	MIN	MAX	UNIT
V _{batt} (Short Duration)	-14	26	V
V _{batt} Max. Oper.	-	18	V
Max. Output 1 Load Current	-	50	mA
Max. Output 2 Load Current	-	80	mA

Power Dissipation Ratings

	MIN	MAX	UNIT
Up to 60°C	-	1.5	W
Derate Above 60°C	-	16.6	mW/°C
Ambient Operating Temp	-40	85	°C
Storage	-55	150	°C
Max Junction Temp	-	150	°C
Lead Temp. (During Solder)	-	265	°C

1/16 ± 1/32" from case, 10s max

Electrical Characteristics (T_A = +25°C, OUT1 = 50mA, OUT2 = 80mA) Unless Otherwise Specified

PARAMETER	CONDITIONS	LIMITS			UNITS
		MIN	TYP	MAX	
REG OUTPUT 1					
Output Voltage	V _{batt} = 9V to 16V	4.75	5.0	5.25	V
Dropout Voltage		-	150	800	mV
Line Reg	V _{batt} = 6.2V to 16V	-	-	40	mV
Load Reg.	0.5mA to 50mA	-	-	60	mV
Current Limit		-	-	-150	mA
REG OUTPUT 2					
Output Voltage	V _{batt} = 9V to 16V	4.75	5.0	5.25	V
Line Reg.	V _{batt} = 6.2V to 16V	-	-	40	mV
Load Reg.	0.5mA to 80mA	-	-	60	mV
Current Limit		-	-	-225	mA
Idle Current	@12.6 V _{batt} , No Loads, V _{enable} = V _{ign} = 0V	-	360	600	µA
Enable On Current	@5V	-	-	50	µA
Data Out V _{OL}	V _{batt} = 16V, Data In = V _{batt} - 5V	-	-	150	mV
Data Out V _{OH}	V _{batt} = Data In = 16V	V _{OUT} -0.15	-	-	V
Current Out	Current In = -200µA	16	-	-	mA
Voltage Shutdown	V _{batt} , V _{ign} Thd	19	-	23	V
Data Comp Thd	V _{batt} = 13.5V, Measure to Batt	-3.8	-3.4	-2.8	V
Data Comp Hysteresis		-	200	-	mV
Ign Comp Thd	V _{batt} = 13.5V	5.5	6.0	6.4	V
Ign Comp Hysteresis		-	200	-	mV
Ripple Rejection	OUT1, OUT2, @ 3KHz	40	-	-	dB

ADVANCE INFORMATION

August 1991

1A High Side Driver With Over-Load Protection


Features

- 1A Current Switching Capability
- 0.7 Ohm ON Resistance
- 4.5 to 24 Volt Operating Range
- Over-Voltage Shutdown Protected
- Over-Current Limiting
- Thermal Shutdown Protection
- 60 Volt Load Dump
- Reverse Battery Protection
- -40°C to +125°C Operating Temperature Range


Description

The TA50060 is a Power Integrated Circuit designed as a High Side Driver to switch power to output loads. It is the equivalent of a PNP pass transistor operated as a high side current switch in either the saturated ON mode or switched OFF. The TA50060 is designed with internal circuitry to protect the pass transistor from being damaged by over stress conditions of current, voltage or temperature. The TA50060 is intended for general purpose, automotive and potentially high stress applications. The TA50060 is supplied in a 5 lead TO-220 package.

Pinout



Functional Block Diagram



Specifications TA50060

Absolute Maximum Ratings

Input Voltage, V_{CC}	24V
Input Fault Voltage, V_{CCMax}	36V
Load Current, I_{OUT}	1.4A
Load Dump (Survival)	60V

NOTE: $P_d = (V_{IN} - V_O) (I_O) + (V_{IN}) (I_{COMMON})$
 $T_j = T_A + (P_d) (\text{Thermal Resistance})$

Dissipation/Temperature Ratings

Thermal Resistance, θ_{jc}	4°C/W
Junction Temperature	150°C
Ambient Operating Temperature	-40°C to +125°C
Storage Temperature	-40°C to +150°C
Lead Temperature (During Solder)	265°C
(1/16 ± 1/32" (1.59 ± 0.79mm) from case for 10s max)	

Electrical Characteristics ($T_A = 25^\circ\text{C}$, $I_{OUT} = 500\text{mA}$, $V_{IN} = 2\text{V}$), Unless Otherwise Specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Input Operating Voltage	V_{IN}		4.5	-	16	V
Over-Voltage Shutdown			26	-	36	V
Over-Temperature Shutdown			-	150	-	°C
Short Circuit Current			-1.4	-	-3.0	A
Supply Current with Load		$I_{OUT} = 1\text{A}$	-	-	1.1	A
Supply Current, No Load		$V_{IN} = 0\text{V}$, $I_{OUT} = 0\text{A}$	-	-	100	μA
V_{SAT}		$I_{OUT} = 550\text{mA}$	-	-	0.7	V
Output Leakage	I_{OFF}	$V_{IN} = 0.8\text{V}$	-50	-	-	μA
Input Current Leakage		$V_{IN} = 0.8\text{V}$	-	-	30	μA
Input Control OFF	V_{IL}		-	-	0.8	V
Input Control ON	V_{IH}		2.0	-	-	V

POWER MOSFETS

11

INTELLIGENT POWER DRIVERS AND CONTROLLERS

		PAGE
CA3242E	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic To High Current Loads	11-3
CA3262E, CA3262AQ/AE	Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic To High Current Loads	11-7
CA3272Q	Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output	11-12
CA3273	High-Side Driver	11-16
CA3274	Current Limiting Power Switch With Current Limiter Sense Flag	11-19
CA3275E	Dual-H Driver	11-23
HV-1205	Single Chip Power Supply	11-27
HV-2405E	Single Chip Power Supply	11-38
ICL7667	Dual Power MOSFET Driver	11-49
SP306	Intelligent Power 60V/30A High Side Switch	11-57
SP600	Half-Bridge 500 VDC Driver	11-60
SP601	Half-Bridge 500 VDC Driver	11-66
SP605	Intelligent Power Half-Bridge 500 VDC Driver	11-72
SP606	Intelligent Power Half-Bridge 600 VDC Driver	11-75
SP630	500 VDC 3 Phase Bridge Driver	11-78

11

INTELLIGENT POWER
DRVS & CONTROLLERS

August 1991

Quad-Gated Inverting Power Driver For Interfacing Low-Level Logic to High Current Loads

Features

- Driven Outputs Capable of Switching 600mA Load Currents Without Spurious Changes in Output State
- Inputs Compatible with TTL or 5 Volt CMOS Logic
- Suitable for Resistive or Inductive Loads
- Output Overload Protection
- Power-Frame Construction for Good Heat Dissipation

Description

The CA3242E quad-gated inverting power driver contains four gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters, incandescent displays, and vacuum fluorescent displays.


Output overload protection is provided when the load current (approximately 1.2A) causes the output $V_{CE(sat)}$ to rise above 1.3V. A built-in time delay, nominally 25 μ s, is provided during output turn-on as output drops from V_{DD} to V_{SAT} . That output will be shut down by its protection network without affecting the other outputs. The corresponding Input or Enable must be toggled to reset the output protection circuit.

Steering diodes in the outputs in conjunction with external zener diodes protect the IC against voltage transients due to switching inductive loads.


To allow for maximum heat transfer from the chip, the two center leads are directly connected to the die mounting pad. In free air, junction-to-air thermal resistance ($R_{\theta JA}$) is 50 $^{\circ}$ C/W* (typical). This coefficient can be lowered to 40 $^{\circ}$ C/W (typical) by suitable design of the PC board to which the CA3242E is soldered.

Package

16 LEAD DUAL-IN-LINE
PLASTIC PACKAGE
(E SUFFIX)
TOP VIEW



Block Diagram



TRUTH TABLE

ENABLE	IN	OUT
H	H	L
H	L	H
L	X	H

Specifications CA3242E

Absolute Maximum Ratings (T_C = +25°C) Unless Otherwise Specified

Logic Supply Voltage, V _{CC}	7V
Logic Input Voltage, V _{IN}	15V
Output Voltage, V _{CEX}	50Vdc
Output Sustaining Voltage, V _{CE} SUS	35Vdc
Output Current, I _O	1Adc
Power Dissipation, P _D	
Up to 60°C	1.5W
Above 60°C	Derate linearly at 16.6mW/°C
Up to 90°C with Heat Sink (PC Board)	1.5W
Above 90°C with Heat Sink (PC Board)	Derate linearly at 25mW/°C
Ambient Temperature Range	
Operating	-40 to +105°C
Storage	-55 to +150°C
Maximum Junction Temperature, T _{0J}	+150°C
Maximum Thermal Resistance	
Junction-to-Air, θ _{J-A}	60°C/W
Junction-to-Case, θ _{J-C} to pins 4, 5, 12, 13 at seat	12°C/W
Lead Temperature (During Soldering)	
At distance 1/16 ± 1/32" (1.59 ± 0.79mm) from case for 10s max	+265°C

Electrical Characteristics At T_A = -40°C to +105°C, V_{CC} = 5V Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Output Leakage Current	I _{CEX}	V _{CE} = 50V, V _{IN} = 0.8V	-	100	μA
Output Sustaining Voltage	V _{CE(sus)}	I _C = 100mA, V _{IN} = 0.8V	30	-	V
Collector Emitter Saturation Voltage	V _{CE(sat)}	I _C = 100mA, V _{IN} = 2.4V	-	0.25	V
		I _C = 400mA, V _{IN} = 2.4V	-	0.6	V
		I _C = 600mA, V _{IN} = 2.4V	-	0.8	V
Input Low Voltage	V _{IL}		-	0.8	V
Input Low Current	I _{IL}	V _{IN} = 0.8V	-	±10	μA
Input High Voltage	V _{IH}	I _C = 600mA	2	-	V
Input High Current	I _{IH}	I _C = 700mA, V _{IN} = 4.5V	-	10	μA
Supply Current ON	I _{CC(ON)}	I _C = 700mA, V _{CC} = V _{IH} = 5.5V	-	80	mA
Supply Current OFF	I _{CC(OFF)}		-	5	mA
Clamp Diode Leakage Current	I _R	V _R = 50V	-	100	μA
Clamp Diode Forward Voltage	V _F	I _F = 1A	-	1.8	V
		I _F = 1.5A	-	2.5	V
Turn-On Delay	t _{PHL}		-	20	μs
Turn-Off Delay	t _{PLH}		-	20	μs




FIGURE 1. SCHEMATIC DIAGRAM OF THE CA3242E (SWITCH SECTION A)




FIGURE 2. LOGIC DIAGRAM FOR EACH OUTPUT






FIGURE 3. TYPICAL APPLICATIONS FOR THE CA3242 QUAD



MISC. SWITCHING APPLICATIONS

FIGURE 4. TYPICAL APPLICATIONS FOR THE CA3242 QUAD DRIVER




LATCH INPUT CIRCUIT

FIGURE 5. TYPICAL APPLICATIONS FOR THE CA3242 QUAD DRIVER

Specifications CA3262E, CA3262AQ, CA3262AE

Block Diagram



TRUTH TABLE

ENABLE	IN	OUT
H	H	L
H	L	H
L	X	H

H = High, L = Low, X = Don't Care

NOTE: PINS 4, 5, 12, 13 GROUND (PACKAGE E)
 PINS 5 - 11, 19 - 25 GROUND (PACKAGE Q)
 PIN NUMBERS IN PARENTHESES APPLY TO
 THE PLASTIC 28 LEADED CHIP CARRIER (PLCC)

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified


Logic Supply Voltage, V_{CC}	7V
Logic Input Voltage, V_{IN}	15V
Output Voltage, V_{CEX}	60Vdc
Output Sustaining Voltage, V_{CESUS}	40Vdc
Output Current, I_O	1Adc
Power Dissipation, P_D	
Up to 60°C (Free Air); CA3262E, CA3262AE	1.5W
Above 60°C; CA3262E, CA3262AE	Derate linearly at 16.6mW/°C
Up to 90°C with Heat Sink (PC Board); CA3262E, CA3262AE	1.5W
Above 90°C with Heat Sink (PC Board); CA3262E, CA3262AE	Derate linearly at 25mW/°C
Up to 85°C (Free Air); CA3262AQ	1.5W
Above 85°C; CA3262AQ	Derate linearly at 23mW/°C
Up to 105°C with Heat Sink (PC Board); CA3262AQ	1.5W
Above 105°C with Heat Sink (PC Board); CA3262AQ	Derate linearly at 33mW/°C
Ambient Temperature Range	
Operating CA3262AE, CA3262AQ	-40 to +125°C
Operating CA3262E	-40 to +85°C
Storage	+150°C
Maximum Junction Temperature, T_{J}	+150°C
Maximum Thermal Resistance (Free Air)	
Junction-to-Air, θ_{JA} ; (CA3262E, AE)	60°C/W
Junction-to-Case, θ_{JC} ; (CA3262AQ)	43°C/W
Lead Temperature (During Soldering)	
At distance 1/16 ± 1/32" (1.59 ± 0.79mm) from case for 10s max	+265°C

Specifications CA3262E, CA3262AQ, CA3262AE

Electrical Characteristics At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5\text{V}$ Unless Otherwise Specified
 $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for "A"


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	MAX	"A" MAX	
Output Leakage Current	I_{CEX}	$V_{CE} = 60\text{V}$, $V_{ENABLE} = 0.8\text{V}$	-	100		μA
Output Sustaining Voltage	$V_{CE(sus)}$	$I_C = 40\text{mA}$	40	-		V
Collector Emitter Saturation Voltage (See Figure 5)	$V_{CE(sat)}$	$I_C = 100\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	0.25	0.15	V
		$I_C = 200\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	-	0.2	V
		$I_C = 300\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	-	0.25	V
		$I_C = 400\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	0.4	0.3	V
		$I_C = 500\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	-	0.4	V
		$I_C = 600\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$	-	0.6	0.5	V
		$I_C = 700\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$ $T_A = -40^{\circ}\text{C}$	-	0.6	0.5	V
Input Low Voltage	V_{IL}		-	0.8		V
Input Low Current	I_{IL}	$V_{IN} = 0.8\text{V}$	-	10		μA
Input High Voltage	V_{IH}	$I_C = 600\text{mA}$	2	-		V
Input High Current	I_{IH}	$I_C = 700\text{mA}$, $V_{IN} = 4.5\text{V}$	-	10		μA
Supply Current ON (All Outputs ON, See Figure 4)	$I_{CC(ON)}$	$I_{OUT(A, B, C, D)} = 250\text{mA}$, $V_{IN} = 2\text{V}$ $V_{ENABLE} = 5.5\text{V}$	-	70		mA
Supply Current OFF (All Outputs OFF, See Figure 4)	$I_{CC(OFF)}$	$V_{IN} = 0\text{V}$	-	10		mA
Clamp Diode Leakage Current	I_R	$V_R = 50\text{V}$	-	100		μA
Clamp Diode Forward Voltage (See Figure 7)	V_F	$I_F = 1\text{A}$, $V_{IN} = 0\text{V}$	-	1.7		V
		$I_F = 1.5\text{A}$, $V_{IN} = 0\text{V}$	-	2.1		V
Turn-On Delay (See Figure 6)	t_{PHL} , t_{PLH}		-	10		μs
Over Current Limiting* (For Each Output)		$V_{OUT} = 4.5\text{V}$ to 24.5V	0.7	1.8		A
DESIGN PARAMETER						
Over Temperature Limiting (Junction Temperature)				155 (Typical)		$^{\circ}\text{C}$

*With voltage on the collector of the output transistor as indicated ($V_{OUT} = 4.5\text{V}$ to 24.5V) and with that output transistor turned on, the current will increase to a limiting value which will be a value of 0.7A minimum. That output will shortly ($\approx 5\text{ms}$) thereafter go into over temperature limiting. (Excessive dissipation during thermal limiting may damage the chip.)




PIN NUMBERS IN PARENTHESES APPLY TO THE PLASTIC 28-LEADED CHIP CARRIER (PLCC)

FIGURE 1. SCHEMATIC OF ONE INPUT SECTION



PIN NUMBERS IN PARENTHESES APPLY TO THE PLASTIC 28-LEADED CHIP CARRIER (PLCC)

FIGURE 2. QUAD-GATED INVERTING POWER DRIVER (QDR) SCHEMATIC WITH TYPICAL LOAD-DRIVE APPLICATIONS SHOWN. (SEE FIGURE 3)



EACH OF THE QDR OUTPUTS SHOWN IN FIG. 3 IS A COMPOSITE CIRCUIT WITH OVER-TEMPERATURE SENSE FOR THERMAL LIMITING & OVER-CURRENT SENSE TO PROVIDE CURRENT LIMITING

FIGURE 3. QUAD-GATED INVERTING POWER DRIVER (QDR) OUTPUT EQUIVALENT CIRCUIT

NOTE: Figures 1, 4, 5, 6, and 7 Apply Only to CA3262E.




FIGURE 4. TYPICAL SUPPLY CURRENT (PIN 11) CHARACTERISTICS




FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER SATURATION VOLTAGE CHARACTERISTICS IN QUAD-GATED INVERTING POWER DRIVER OUTPUT




FIGURE 6. TYPICAL PROPAGATION DELAY TIME CHARACTERISTICS




FIGURE 7. TYPICAL CLAMP-DIODE FORWARD VOLTAGE CHARACTERISTICS

ADVANCE INFORMATION

August 1991

Quad-Gated Inverting Power Driver With Fault Mode Diagnostic Flag Output

Features

- Independent Over-Current Limiting On Each Output
- Independent Over-Temperature Shutdown With Hysteresis On Each Output
- Driven Outputs Capable of Switching 400mA Load Currents Without Spurious Changes In Output State Up To 125°C Ambient
- Inputs Compatible With TTL Or 5 Volt CMOS Logic
- Suitable For Resistive Or Inductive Loads
- Power-Frame Construction For Good Heat Dissipation
- Fault Mode Output Flag

Applications

- Solenoid
- Relay
- Light
- Steppers
- Motors
- Displays

System Applications

- Automotive
- Appliance
- Industrial Control
- Robotics

Description

The CA3272Q quad-power NAND driver contains four NAND-gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters, incandescent displays, and vacuum fluorescent displays.

To allow for maximum heat transfer from the chip, all ground leads are directly connected to the die substrate and to the ground bond pads. In free air, junction-to-air thermal resistance ($R_{\theta JA}$) is 40°C/W (typical).

This coefficient can be lowered to 30°C/W (typical) by suitable design of the PC board to which the CA3272Q is soldered.

The individual outputs are protected with over-current limiting (I_{LIM}) and over-temperature (T_{LIM}) shutdown. Any one output that faults (see Fault Logic Table) will switch Pin 1 to a constant current pulldown.

If an output load is shorted, the remaining three outputs function normally unless the junction temperature (typically +165°C) of those outputs is exceeded. The output stage does not change state (oscillate) when in the current limit mode.


All inputs and enable have internal pulldowns to turn "off" the outputs when inputs are floating.

The CA3272Q can drive four incandescent lamp loads without modulating their brilliance when "cold" lamps are energized. Outputs can be "ganged" to drive large loads.


The CA3272Q is supplied in a plastic 28 lead chip carrier, PLCC (Q suffix).

Package

PLASTIC 28 LEADED CHIP CARRIER (PLCC)
TOP VIEW



Block Diagram



TRUTH TABLE

ENABLE	IN	OUT
H	H	L
H	L	H
L	X	H

H = High, L = Low, X = Don't Care

FAULT LOGIC TABLE

IN	OUT	FAULT	MODE
H	L	H	Normal
H	H	L	Over Current, Over Temp. or Short to Power Supply
L	L	L	Over Current, Over Temp. or Short to Power Supply
L	H	H	Normal

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

Logic Supply Voltage, V_{CC}	7V
Logic Input Voltage, V_{IN}	15V
Output Voltage, V_{CEX}	-12, +50Vdc
Output Sustaining Voltage, V_{CESUS}	.40Vdc
Output Current, I_O	1.6Adc
Power Dissipation, P_D	
Up to 85°C	1.5W
Above 85°C	Derate linearly at $23\text{mW}/^\circ\text{C}$
Up to 105°C with Heat Sink (PC Board)	1.5W
Above 105°C with Heat Sink (PC Board)	Derate linearly at $33\text{mW}/^\circ\text{C}$
Ambient Temperature Range	
Operating	-40 to $+125^\circ\text{C}$
Storage	-55 to $+150^\circ\text{C}$
Maximum Junction Temperature, $T_{J\theta}$	$+150^\circ\text{C}$
Maximum Thermal Resistance	
Junction-to-Air, θ_{J-A}	$43^\circ\text{C}/\text{W}$
Lead Temperature (During Soldering)	
At distance $1/16 \pm 1/32"$ ($1.59 \pm 0.79\text{mm}$) from case for 10s max	$+265^\circ\text{C}$


Specifications CA3272Q

Electrical Characteristics At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5\text{V}$ Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN	MAX	
Output Leakage Current	I_{CEX}	$V_{CE} = 50\text{V}$, $V_{ENABLE} = 0.8\text{V}$	-	100	μA
Output Sustaining Voltage	$V_{CE(sus)}$	$I_C = 40\text{mA}$	40	-	V
Collector Emitter Saturation Voltage	$V_{CE(sat)}$	$I_C = 400\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$, $T_A = +125^{\circ}\text{C}$	-	0.4	V
		$I_C = 500\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$, $T_A = +25^{\circ}\text{C}$	-	0.5	V
		$I_C = 600\text{mA}$, $V_{IN} = 2\text{V}$, $V_{CC} = 4.75\text{V}$, $T_A = -40^{\circ}\text{C}$	-	0.6	V
Input Low Voltage	V_{IL}		-	0.8	V
Input Low Current	I_{IL}	$V_{IN} = 0.8\text{V}$	10	60	μA
Input High Voltage	V_{IH}		2	-	V
Input High Current	I_{IH}	$V_{IN} = 5.5\text{V}$, $V_{ENABLE} = 5.5\text{V}$	10	60	μA
Supply Current ON (All Outputs ON)	$I_{CC(ON)}$	$I_{OUT(A, B, C, D)} = 250\text{mA}$, $V_{IN} = 2\text{V}$ $V_{ENABLE} = 5.5\text{V}$	-	60	mA
Supply Current OFF (All Outputs OFF)	$I_{CC(OFF)}$	$V_{IN} = 0\text{V}$	-	10	mA
Turn-On Delay	t_{PHL} , t_{PLH}		-	10	μs
Over Current Limiting* (For Each Output)		$V_{OUT} = 4.5\text{V}$ to 24.5V , $R_L(\text{Min}) = 4\Omega$	0.7	1.6	A
Fault Output	I_{OL}	$I_{LOAD} = 30\mu\text{A}$	40	80	μA
	I_{OH}		-	2	μA
	V_{OL}		-	0.4	V
Output Sense Thresholds	V_{HT}	Input = 2V Min	3	5.5	V
	V_{LT}	Input = 0.8V Max	3	5.5	V
DESIGN PARAMETER					
Over Temperature Limiting (Junction Temperature)			165 (Typical)		$^{\circ}\text{C}$

*With voltage on the collector of the output transistor as indicated ($V_{OUT} = 4.5\text{V}$ to 24.5V) and with that output transistor turned on, the current will increase to a limiting value which will be a value of 0.7A

minimum. That output will shortly ($\approx 5\text{ms}$) thereafter go into over temperature shutdown. (Excessive dissipation during thermal shutdown may damage the chip.)



*INPUT AND ENABLE PULLDOWN SOURCES FORCE OUTPUT TURN-OFF FOR UNTERMINATED INPUTS.

FIGURE 1. SCHEMATIC OF ONE INPUT SECTION




FIGURE 2. QUAD-GATED INVERTING POWER DRIVER (QDR) SCHEMATIC WITH TYPICAL LOAD-DRIVE APPLICATIONS SHOWN (SEE FIGURE 3)




FIGURE 3. QUAD-GATED INVERTING POWER DRIVER (QDR) OUTPUT EQUIVALENT CIRCUIT. THE FAULT OUTPUT REQUIRES A PULL-UP LOAD SUCH AS AN EXTERNAL RESISTOR (R_{ext}). A CAPACITOR, C_{ext} SHOULD BE USED TO SUPPRESS SWITCHING SPIKES

August 1991

High-Side Driver

Features

- Equivalent High Pass p-n-p Transistor
- Current Limiting, 0.6 to 1.0 Amps
- Over-Voltage Shutdown, 25 to 40 Volts
- 150°C Junction Temperature Thermal Limit
- Equivalent Beta of 25 @ 400mA/0.5 Volt
- Internal Bandgap Voltage and Current Reference


Applications

- Fuel Pump Driver
- Relay Driver
- Solenoid Driver
- Stepper Motor Driver
- Remote Power Switch
- Logic Control Switch


Description

The CA3273 is a power IC equivalent of a p-n-p pass transistor operated as a high-side-driver current switch in either the saturated (ON) or cutoff (OFF) modes. The CA3273 incorporates circuitry to protect the pass transistor from being damaged by large pass currents, excessive input voltage, and thermal overstress. The high-side driver is intended for general purpose, automotive and potentially high-stress applications. If high-stress conditions exist, the use of an external zener diode of 35 volts or less between supply and load terminals may be required to prevent damage due to severe conditions (such as load dump, reverse battery and positive or negative transients). The CA3273 is designed to withstand a nominal reverse-battery ($V_{BAT} = 13V$) condition without permanent damage to the IC. The CA3273 is supplied in a modified 3 lead TO-202 plastic power package.

Package

 MODIFIED TO-202
TOP VIEW


Block Diagram



Specifications CA3273

Absolute Maximum Ratings

Fault Max. V_{CC} (Limited I_{CC} , -40 to +85°C) 25V to 40V
 Operating V_{CC} ($R_L = 40\Omega$, -40 to +85°C) 16V
 Operating V_{CC} ($R_L = 40\Omega$, -40 to +25°C) 24V
 Operating I_{CC} (-40 to +85°C) 1.2 Amps
 I_O (-40 to +85°C) 400mA
 I_O (-40 to +25°C) 600mA
 Dissipation, P_D at +25°C Ambient (Note 1) 1.8W
 Derate Above 25°C (No Heat Sink) 14.3mW/°C
 Thermal Resistance, Junction to Ambient 70°C/W
 Junction Temperature (Note 2) +150°C

Ambient Temperature Range:
 Operating -40 to +85°C
 Storage -40 to +150°C
 Lead Temperature (During Soldering):
 At Distance 1/16 ± 1/32 inch (1.59 ± 0.79mm)
 from case for 12s max +260°C

NOTES: 1. $P_D = (V_{CC} - V_O) \times I_O + V_{CC} \times I_{SW}$
 $T_J = T_A + P_D$ (Thermal Resistance).

2. Thermal limiting (shutdown) occurs at +150°C on the chip.

Electrical Characteristics @ $T_A = -40$ to +85°C (See Block Diagram For Test Pin Reference)

CHARACTERISTIC	TEST CONDITION	LIMITS			UNITS
		MIN	TYP	MAX	
Operating Voltage Range, V_{CC}	V_{CC} Reference to V_{SW}	4	-	24	V
Sat. Voltage ($V_{CC} - V_O$): V_{SAT}	$I_O = -400mA$, $V_{SW} = 0V$ $V_{CC} = 16V$	-	-	0.5	V
Operating Load, R_L	$V_{CC} = 16V$ to 24V	40	-	-	Ω
Overvolt, T_{HD} , $V_{CC}(THD)$ (Increase V_{CC})	$V_{SW} = 0V$, $R_L = 1k\Omega$ (V_O goes Low)	25	-	40	V
Current Limiting, I_O (I_{LM})	$V_{CC} = 16V$, $V_{SW} = 1V$	-	-	1.2	Amp
Control Current, Switch ON: I_{SW} (no load) I_{SW} (max. load ₁)	$V_{CC} = 16V$, $V_{SW} = 0V$ $I_O = 0mA$ $I_O = -400mA$	-	-15 -22	-	mA mA
Control Current, Switch ON: I_{SW} (max. load ₂)	$V_{CC} = 24V$, $I_O = -600mA$ $V_{SW} = 0V$	-	-33	-	mA
Max. Control Current: High V_{CC} : I_{SW} (HI V_{CC}) Low V_{CC} : I_{SW} (LO V_{CC})	$R_L = 40\Omega$, $V_{SW} = 1V$ $V_{CC} = 24V$ $V_{CC} = 7V$	-50 -50	-	-	mA mA
Output Current, Cutoff: I_O (SWOFF1) I_O (SWOFF2)	$V_O = 0V$, $V_{CC} = 16V$ $V_{SW} = 16V$ $V_{SW} = 15V$	-100 -100	-	+100 +100	μA μA
Control Current, Switch OFF: No Load: I_{SW} (HI V_{CC}) I_{SW} (LO V_{CC})	$V_O = Open$ $V_{CC} = 24V$, $V_{SW} = 23V$ $V_{CC} = 7V$, $V_{SW} = 6V$	-200 -200	-	+50 +50	μA μA

CA3273




FIGURE 1. FUNCTION BLOCK DIAGRAM OF CA3273




FIGURE 2. CA3273 HIGH-SIDE DRIVER CIRCUIT DIAGRAM




FIGURE 3. TYPICAL APPLICATION




FIGURE 4. TYPICAL LOADS

August 1991

Current Limiting Power Switch With Current Limiter Sense Flag

Features

- Drive-Current Limiting at Output
- Current-Sense Buffer and Reference
- 200mA Driver Current Capability
- Logic-Level Control Input
- Current Limiting Flag Output
- 50dB Minimum PSRR
- 5 μ S typical Switch Time
- Separate Signal and Power Grounds

Applications

- Solenoid Switch Driver
- Relay Driver
- Lamp Control Switch
- Ignition Coil Pre-Driver
- Constant Current Driver
- Current Limiting Switch
- Fault Output Sense Appliance
- Power Supply Fault Mode Control

Description


The CA3274 is a controlled current switch and may be used in general purpose switching applications that require specified maximum levels of current. The functional block diagram of the CA3274 is shown and a typical application circuit is shown in Figure 1. An internal emitter follower has 200mA of source drive output capability. The Control Input is a Schmitt trigger buffer amplifier for noise immunity in the environments typical of industrial and automotive control systems.

Current sensing in the emitter circuit of a power-darlington output stage is fed back from a sampling resistor to the sense input of the CA3274 which has a 335mV typical offset. For the example shown in Figure 2, a sampling resistor of 0.056 ohm permits 6.0 amperes (0.335/0.056) of current in the emitter of the output driver. When the current limiter is activated, the flag output changes state conditionally. If the control input is the "0" state, the flag output will remain in a "1" state. If the control input is in the "1" state and the sense input is less than the voltage reference level of 335mV, the flag output will remain in the "1" state. If the control input is the "1" state and the sense input is equal to or greater than the 335mV reference level, the flag output goes to the "0" state. The output flag switch may be used to accurately establish dwell timing in automotive applications. When the control input goes to "0", the flag is reset to "1". Noise-immunity hold-off is used to prevent pre-triggering of the flag output and is noted as t_D in the timing diagram of Figure 2.

The flag output may be used for diagnostic feedback via the current sense input to detect a fault mode. In this case the sampled drive current is either from the emitter of the CA3274 internal power transistor or an external output amplifier, such as a darlington power transistor or power-FET output stage. The CA3274 has separate power and signal grounds to minimize transient-loop feedback to the input ground and thus prevent false triggering of the output. Optionally, the output from the CA3274 may be taken from the open collector (DRIVE IN) at pin 6. An external resistor at pin 6 may be used to set the level at which Q2 will saturate, providing additional limiting protection for the maximum forward-drive from the CA3274.


Package

8 LEAD DUAL-IN-LINE PLASTIC
PACKAGE (E SUFFIX)
TOP VIEW



Specifications CA3274

Block Diagram



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

Operating Drive Supply, V_{CC}	16V
Maximum Output Current, I_O	200mA
Control, Sense Input	Gnd - 0.5V, $V_{CC} + 0.5V$
Signal, Power Differential Ground Voltage	$\pm 1V$
Power Dissipation, P_D	
Up to 70°C	630mW
Above 70°C	Derate linearly at $7.7\text{mW}/^\circ\text{C}$
Ambient Temperature Range	
Operating	-40 to $+85^\circ\text{C}$
Storage	-55 to $+150^\circ\text{C}$
Lead Temperature (During Soldering)	
At distance $1/16"$ ($1.59 \pm 0.79\text{mm}$) from case for 10s max	$+250^\circ\text{C}$

Specifications CA3274

Electrical Characteristics At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5\text{V}$ Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Power Supply Current: S1 = 2	I_{CCH}	Control = High (Output On)	-	-	25	mA
	I_{CCL}	Control = Low (Output Off)	-	-	5	mA
Control Input: S1 = 3	V_{thdH}	Thd. Voltage, High	-	-	3.5	V
	V_{thdL}	Thd. Voltage, Low	0.9	-	-	V
	$V_{thdH} - V_{thdL}$	Hysteresis	0.4	0.65	2.0	V
	I_{IL}	Leakage, 0.0 to 5.5V	-20	-	+20	μA
Driver In, Out (Pin 6, 5): S1 = 3	V_{sat}	Output Saturation Voltage, $I_{CC1} = 200\text{mA}$, $V_{CONTROL} = \text{High}$	-	-	0.5	V
	I_{LEAK}	Collector Output Leakage, $V_{CONTROL} = \text{Low}$	-	-	100	μA
Flag Output Low: S1 = 2	V_{fsat}	$V_{SENSE} = \text{High}$, $I_{FLAG} = 3\text{mA}$	-	-	0.8	V
Flag Output High: S1 = 3	V_{fleak}	Output Leakage, $V_{CC} = V_{FLAG} = 10\text{V}$	-	-	10	μA
Prop. Delay: S1 = 1	t_{on}, t_{off}	Control In to Drive Out	-	5	-	μs
	t_{FLAG}	Drive Off to Flag Off	-	10	-	μs
	t_d	Flag Delay from Control In	150	-	600	μs
Sense Input Thd. Level: S1 = 1	V_{senthd}		310	335	360	mV
Power Supply Rejection Ratio	PSSR		50	-	-	dB

NOTES:

Refer to Figure 3 Test Diagram for electrical test connections.

Refer to Figure 2 Timing Diagram for logic switching and prop delay.

Unless otherwise specified: $V_{CC} = V_{CC1} = V_{CC2} = 7$ to 10 volts;
 $V_{SENSE} = \text{"Low"}; V_{CONTROL} = \text{"Low"};$

Control in levels are defined as "Low" equals 0.0V and "High" equals 5.0V .




FIGURE 1. TYPICAL APPLICATION AS A POWER SWITCH PRE-DRIVER SWITCH




FIGURE 2. CA3274 TIMING DIAGRAM




FIGURE 3. CA3274 TEST CIRCUIT

ADVANCE INFORMATION

August 1991

Dual-H Driver

Features

- Dual-H Drivers on One IC
- $\pm 150\text{mA}$ Maximum Current
- Logic Controlled Switching
- Direction Control
- PWM I_{OUT} Control
- 18V Over-Voltage Protection
- 300mA Short-Circuit Protection
- Nominal 10 to 16V Operation
- Internal Voltage Regulation With Bandgap Reference

Applications

- Dual H-Switch For Air Core Gauge Instrumentation
- μP Controlled Sensor Data Displays
- Speedometer Displays
- Tachometer Displays
- Stepper Motors
- Slave Position Indicators

Description


The CA3275E Dual-H Driver is intended for general-purpose applications requiring Dual-H drive or switching, including direction and pulse-width modulation for position control. While all features of the IC may not be utilized or required, they would normally be used in instrumentation systems with quadrature coils, such as air-core gauges, where the coils would be driven at frequencies ranging from 200 to 400Hz. The coils are wrapped at 90° angles for independent direction control. coils wound in this physical configuration are controlled by pulse width modulation, where each coil drive is a function of the sine or cosine versus degrees of movement. The direction control is used to change the direction of the current in the H-Driver coil.

The switch rate capability of the IC is typically 30kHz regardless of the inductive load. Over-current limiting is used to limit short circuit current. Over-voltage protection (in the range of 18 to 40V) causes the device to shut down the output current drive. Thermal shutdown limits power dissipation on the chip.

The CA3275E is supplied in a 14 lead dual-in-line plastic package.


Package

14 LEAD DUAL-IN-LINE
PLASTIC PACKAGE
(E SUFFIX)
TOP VIEW



*Formerly Dev. No. TA13835

Block Diagram



Specifications CA3275E

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

Operating V_{CC}	16V
Transient V_{CC} , 30 Seconds Maximum	24V
Peak V_{CC} , 0.4 Seconds Maximum	40V
Maximum Continuous Output Current, Each Drive	$\pm 100\text{mA}$
Maximum PWM Output Switching Current, Each Drive	$\pm 150\text{mA}$
Power Dissipation, P_D	
Up to 70°C	750mW
Above 70°C	Derate linearly at $11.1\text{mW}/^\circ\text{C}$
Ambient Temperature Range	
Operating	-40 to $+85^\circ\text{C}$
Storage	-55 to $+150^\circ\text{C}$
Lead Temperature (During Soldering)	
At distance $1/16 \pm 1/32''$ ($1.59 \pm 0.79\text{mm}$) from case for 10s max	$+250^\circ\text{C}$

Electrical Characteristics At $T_A = 25^\circ\text{C}$, $V_{CC} = 16\text{V}$ Unless Otherwise Specified

CHARACTERISTICS	SYMBOL	LIMITS			UNITS
		MIN	TYP	MAX	
Operating Supply Voltage Range	V_{CC}	8	-	16	V
Supply Current*	I_{CC}	-	8	20	mA
Input Levels					
Logic Input, Low Voltage	V_{IL}	-	-	0.8	V
Logic Input, High Voltage	V_{IH}	3.5	-	-	V
Logic Input, Low Current, $V_{IL} = 0\text{V}$	I_{IL}	-10	-	-	mA
Logic Input, High Current, $V_{IH} = 5\text{V}$	I_{IH}	-	-	10	mA
Output: $R_{LA} = R_{LB} = 138\Omega$					
Maximum Source Saturated Voltage	$V_{SAT} - \text{High}$	-	1.2	1.75	V
Maximum Sink Saturated Voltage	$V_{SAT} - \text{Low}$	-	0.25	0.5	V
Diff. V_{SAT} Voltage, Both Outputs Saturated	Diff - V_{SAT}	-	10	100	mV
Propagation Delay: $T_A = 25^\circ\text{C}$ Source Current (See Figure 3)					
Turn-Off Delay	$t_{sc - \text{off}}$	-	-	2	μs
Fall Time	$t_{sc - f}$	-	-	2.2	μs
Turn-On Time	$t_{sc - \text{on}}$	-	-	1	μs
Rise Time	$t_{sc - r}$	-	-	0.4	μs
Sink Current (See Figure 4)					
Turn-Off Delay	$t_{sck - \text{off}}$	-	-	1.6	μs
Fall Time	$t_{sck - f}$	-	-	0.4	μs
Turn-On Time	$t_{sck - \text{on}}$	-	-	0.6	μs
Rise Time	$t_{sck - r}$	-	-	0.2	μs

*No load, $P_{WMA} = P_{WMB} = 5\text{V}$, $D_{IRA} = D_{IRB} = 0\text{V}$




FIGURE 1. CA3275E DUAL-H DRIVER SCHEMATIC




FIGURE 2. QUADRATURE STEP-MOTOR APPLICATION SCHEMATIC





FIGURE 3. SOURCE SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS



PWM PULSE PARAMETERS:
 F = 1 kHz, W = 100 μ s, TR = TF = 1 μ s,
 AMPL = 4 V

FIGURE 4. SINK SWITCHING TEST CIRCUIT AND VOLTAGE WAVEFORMS

UL RECOGNIZED

August 1991

Single Chip Power Supply

Features

- Direct AC to DC Conversion
- Wide Input Voltage Range 18Vrms-132Vrms
- Multiple Output Voltages
- Guaranteed Output Current 50mA
- Output Voltage 5V to 24V
- Line and Load Regulation <2%
- UL Recognition, File # E130808

Applications


- Compact, Low Cost, Power Supply for Non-Isolated Applications
- Appliance Control
- Battery Back-Up Systems
- Dual Output Supply for OFF-LINE Motor Controls

Description


The HV-1205 is a single chip power supply that can supply 5V to 24V at 50mA output current. Just a few inexpensive external components are needed to provide a compact, light weight, cost effective power supply. The HV-1205 replaces a transformer, rectifier, and voltage regulator. This chip is made in the new Harris High Voltage Dielectric Isolation Process. This high breakdown process (400V) allows a patented switching circuit to draw current from the AC line only as necessary to supply the load. The HV-1205 operates from -40°C to +85°C (with no derating necessary due to package power dissipation). The HV-1205 is available in an 8 Pin Plastic Mini-DIP.

CAUTION: This Product Does Not Provide Isolation From the AC Line

Pinout



Functional Diagram



Specifications HV-1205

Absolute Maximum Ratings

Voltage Between Pin 1 and 8, Continuous Vrms	132Vrms
Voltage Between Pin 1 and 8, Peak	400V
Voltage Between Pin 2 and 6	15V
Input Current, Peak	1.1A
Output Current	Short Circuit Protected
Output Voltage	30V
Maximum Junction Temperature	+150°C

Operating Temperature Range


HV3-1205-9	-40°C to +85°C
HV3-1205-5	0°C to +75°C
Storage Temperature Range	-65°C to +175°C
Thermal Constants (°C/W)	θ_{ja} θ_{jc}
Plastic DIP	82 16

Electrical Specifications Unless Otherwise Specified: $V_{IN} = 120V_{rms}$ at 60Hz, $C_1 = 0.05\mu F$, $C_2 = 470\mu F$, $C_3 = 150pF$, $V_{OUT} = 5V$, $I_{OUT} = 50mA$, Source Impedance, $R_1 = 150\Omega$. Parameters are Guaranteed at the Specific V_{IN} and Frequency Conditions, Unless Otherwise Specified. See Functional Diagrams for Component Location.

PARAMETER	V_{IN}	TEMP	HV-1205-9 -40°C to +85°C			HV-1205-5 0°C to +75°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage (At Preset 5V)	120V	+25°C	4.75	5.0	5.25	4.75	5.0	5.25	V
	120V	Full	4.65	5.0	5.35	4.65	5.0	5.35	V
Output Voltage TC	120V	Full	-	0.02	-	-	0.02	-	%/°C
Output Ripple (V_{p-p}) ($C_4 = 1\mu F$, $f = 60Hz$)	120V	+25°C	-	10	-	-	10	-	mV
	120V	Full	-	20	-	-	20	-	mV
Line Regulation	80Vrms to 132Vrms	+25°C	-	-	15	-	-	20	mV
		Full	-	-	30	-	-	40	mV
Load Regulation ($I_{OUT} = 5mA$ to $50mA$)	120V	+25°C	-	-	15	-	-	20	mV
	120V	Full	-	-	30	-	-	40	mV
Output Current	120V	Full	0	-	50	0	-	50	mA
Short Circuit Current Limit	120V	Full	55	95	-	55	95	-	mA
Drop-Out Voltage	Pin 2 - Pin 6	+25°C	-	2.2	-	-	2.2	-	V
Quiescent Current Post Regulator	11V _{DC} to 30V _{DC} On Pin 2	+25°C	-	2	-	-	2	-	mA


Equivalent Circuit For Output Voltage Adjustment

$R_2 = V_{OUT} - 5V$ Where R_2 is the Approximate Value of Resistor Between Pin 5 and Pin 6 (in K Ω). V_{OUT} is the Desired Output Voltage. See Graph.



R_{SENSE} IS ZERO OHMS FOR $5V_{OUT}$
FIGURE 1.

Schematic



Application Information

How The HV-1205 Works

The HV-1205 converts AC voltage into regulated DC voltage to power low voltage components such as integrated circuits. This is accomplished in two stages on the monolithic chip. First, the pre-regulator momentarily connects a large capacitor to the AC high line until it charges to about 6V above the selected output voltage. The pre-regulator then switches to a blocking mode and stays in that blocking mode until the next line cycle begins. The large capacitor supplies power to the series pass regulator, providing DC current to power the user's circuit. Providing current to the post regulator causes the large cap to discharge at a rate dependent on load current. Each line cycle refreshes the charge on the electrolytic capacitor. For a detailed explanation of HV-1205 operation see Application Note 558.

Input Voltage

The HV-1205 operates over a wide range of input voltages. Most applications will use the 120Vrms line from the power grid. A standard circuit for this application is shown in Figure 2. Much smaller input voltages can be used. The size of the external components used will be determined by the output voltage and current required and the input voltage available. Several graphs have been provided to help choose component values for a specific application. The section below called Component Selection discusses trade-offs related to component sizing.

Input Frequency

The HV-1205 is designed to operate from 48Hz to 380Hz. Higher operating frequency is possible. Keep in mind that the HV-1205 will refresh C2 once per line cycle.

Setting Output Voltage

The HV-1205 can be set to provide a regulated output voltage anywhere from 5V to 24VDC. Refer to Figures 4, 5 and 6 for several ways of adjusting output voltage. Any time an output voltage greater than 5V is chosen, a 10 μ F capacitor between the output and the sense pin is required. That capacitor allows C2 to charge gradually.

As seen in Figure 1, output voltage is set by feedback to the sense pin. The output will rise to the voltage necessary to keep the sense pin at 5V. For a 5V output, pins 5 and 6 are shorted together. There are three ways to increase the output voltage beyond 5V. The simplest method is to increase the feedback resistor by adding an external resistor between pins 5 and 6. The disadvantage is that the internal circuit resistors have a tolerance of approximately $\pm 15\%$ which limits the accuracy of the predicted output (see graph). The internal thin film resistors have low temperature coefficients.

An external voltage divider as shown in Figure 5 improves the accuracy as long as the external resistors are much lower in value than those of the internal divider. Approximately 1mA flows into pin 5. If a potentiometer is used as the divider, an additional resistor between the lower leg and ground will insure that the output never exceeds its maximum rated voltage.

A zener diode between pins 5 and 6, as shown in Figure 6, sets the output voltage above 5V by the zener's breakdown voltage at 1mA. This voltage has the accuracy and tolerance of the zener. An added advantage is that two outputs are now available, pin 5 at 5V and pin 6 at $V_Z + 5V$. All the current from the 5V supply flows through the reference diode. The sum of both output currents should not exceed 50mA.

Output Current

Any current draw up to 50mA continuous is acceptable. More current can be drawn momentarily. Care should be taken to make sure C2 is not discharged below the dropout voltage and that the duty cycle of the excess current is low enough to not cause a package power dissipation problem. The output is current limited as shown in the graph to protect against shorted loads.

Component Selection

One of the most powerful features of the HV-1205 is its flexibility. One standard configuration allows enormous variation in input voltage and output current while still maintaining a regulated output. For example, with $R_1 = 150\Omega$, $C_2 = 470\mu F$ and $V_{OUT} = 5V$, the HV-1205 will provide a regulated 50mA output when input voltage is anywhere from 132V_{AC} down to about 28V_{AC}. The designer can choose components tailored to his application in order to save cost, space, power dissipation etc.

Below is a list of external components, description of their purpose, and a recommended value. This is a full list of possible components all of which may not be required for an intended application. Most designs will use a subset of this list.

- F1: Fuse. Opens the connections to the power line should chip fail. Recommended value = 1/4A, 2AG similar to Littelfuse 225.250@.
- R1: Source Resistance. Limits current into HV-1205. Needs to be large enough to limit inrush current when C2 is discharged fully. $V_{PEAK}/R_1 = 1.1A$ Maximum. R1 will dissipate power as shown in the graphs. The equation for Pd in R1 is:

$$Pd = 1.33 \sqrt{\pi R_1} V_{PEAK} (I_{OUT})^3$$
 Low average output currents would allow for source resistors with lower Pd ratings. Similarly, lower V_{AC} or smaller value R1 will cause less dissipation in R1. Sizing of R1 should be tailored to the intended application keeping in mind not to let the maximum inrush current be exceeded. Should an external method of limiting inrush current be used (such as NTC resistors) then the value of R1 and its associated heat could be reduced. Recommended value = 150 Ω . To reduce Pd see App. Note AN9107.
- C1: Snubber Capacitor. R1 and C1 form a low pass filter thereby limiting the rate of voltage rise at the input of the HV-1205. Recommended value = 0.05 μF , AC rated.
- MOV: Surge suppressor. Metal Oxide Varistor clamps voltage to a level that the HV-1205 can handle. Recommended value = V130LA20 or equivalent.

Application Information (Continued)

- C2: Pre-Regulator capacitor. This capacitor is charged once each line cycle. The post-regulator portion of HV-1205 is powered by C2 for most of the line cycle. Normally the smallest C2 that will supply the load current (see graph) is used. Using a large C2 will supply temporary high load currents or normal load current during a short power loss. Using a larger C2 will reduce ripple at Pin 2, the input to the post regulator, which will reduce output ripple. C2 should have a ripple current rating consistent with the application. Small capacitors with high ESR may not store enough charge to maintain load current. See graph. Recommended value = 470µF, voltage rating should be about 10V greater than chosen V_{OUT}.
- C3: Inhibit capacitor. Keeps the HV-1205 from turning on during input transients. If sized too large,

HV-1205 will never turn on. If sized too small, no protection from transients is offered. For 60Hz (or 50Hz) use the recommended value of 150pF, voltage rating should be at about 10V greater than V_{OUT}. For 400Hz use 47pF.

- C4: Output filter capacitor. At least 1µF is required to maintain stability of the output stage. Larger values will not reduce ripple but will reduce spiking which may occur on the output coincident with the HV-1205 going into blocking mode. 100µF reduces the spike amplitude to about 25mVp-p.
- R2: Feedback component. A resistor or diode that causes a voltage drop between the SENSE and OUTPUT pins and thereby adjusting the output voltage. See voltage adjustment equivalent circuit. Also see graph for approximate resistor value.




FIGURE 2. HV-1205 STANDARD +5V APPLICATION

V_{OUT} ADJUSTMENT

FIGURE 4 METHOD		FIGURE 5 METHOD		FIGURE 6 METHOD	
R ₂	V _O	R _A /R _B	V _O	V _Z *	V _O
0	5V	0/00	5V	-	5V
1K	6V	160/1K	6V	1V	6V
3K	8V	510/1K	8V	3V	8V
5K	10V	820/1K	10V	5V	10V
7K	12V	1.2K/1K	12.2V	7V	12V
9K	14V	1.5K/1K	14V	9V	14V
11K	16V	1.8K/1K	15.8V	11V	16V
13K	18V	2.2K/1K	18.2V	13V	18V
15K	20V	2.4K/1K	19.4V	15V	20V
17K	22V	3.0K/1K	23V	17V	22V
19K	24V	3.17K/1K	24V	19V	24V

*V_Z @ 1mA




FIGURE 3. V_{OUT} = +5V




FIGURE 4. V_{OUT} > +5V




FIGURE 5. V_{OUT} > +5V






FIGURE 6. V_{OUT} = +5V, +5 + V_Z

Application Information (Continued)


OPERATION WITH $V_{OUT} > 5V$




OPERATION FROM A BRIDGE RECTIFIER



SURGE PROTECTION USING MOV




USING SWITCH TO TURN OFF OUTPUT




HV-1205 Waveforms Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 120\text{Vrms}$, $f = 60\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


Top Trace: Regulated $5V_{OUT}$
 Middle Trace: Input Voltage at Pin 8, AC HIGH (100V/Div)
 Bottom Trace: Current into Pin 8, (0.5A/Div)




Top Trace: Pre-Regulator Capacitor Voltage, C_2 (5V/Div) @ Approximately 11VDC
 Middle Trace: Input Voltage at Pin 8, AC HIGH (100V/Div)
 Bottom Trace: Inhibit Capacitor Voltage (5V/Div)



Top Trace: Load Current Step (50mA/Div)
 Bottom Trace: Output Voltage (20mV/Div) @ 5VDC



Top Trace: Ripple on Regulated 5V Out with 50mA Out (10mV/Div)
 Bottom Trace: Ripple on C_2 , Input to Linear Regulator. $C_2 = 470\mu\text{F}$ (5V/Div)




Typical Performance Curves

Unless Otherwise Specified: $T_A = +25^{\circ}\text{C}$, $V_{AC} = 120\text{Vrms}$, $f = 60\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


MAXIMUM OUTPUT CURRENT FOR 5V REGULATED OUTPUT vs. INPUT VOLTAGE AND PRE-REGULATOR CAPACITOR SIZE (C2)

$R_1 = 24\Omega$




MAXIMUM OUTPUT CURRENT FOR 24V REGULATED OUTPUT vs. INPUT VOLTAGE AND PRE-REGULATOR CAPACITOR SIZE (C2)

$R_1 = 24\Omega$




Pd IN R1 vs. R1 VALUE

$V_{rms} = 120\text{V}$




Pd IN R1 vs. IOUT


120Vrms , $R_1 = 150\Omega$



PEAK C2 VOLTAGE vs. OUTPUT VOLTAGE




MINIMUM C2 VALUE vs. LOAD CURRENT




Typical Performance Curves

Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 120\text{Vrms}$, $f = 60\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


CHIP POWER DISSIPATION vs. OUTPUT CURRENT




DROPOUT VOLTAGE vs. TEMPERATURE




QUIESCENT CURRENT vs. OUTPUT VOLTAGE @ +25°C
 $I_{OUT} = 5\text{mA to } 50\text{mA}$




OUTPUT RIPPLE VOLTAGE vs. OUTPUT VOLTAGE
 $I_{OUT} = 50\text{mA}$



OUTPUT RIPPLE VOLTAGE vs. TEMPERATURE
 $C_4 = 1\mu\text{F}$




OUTPUT RIPPLE VOLTAGE vs. LOAD CAPACITANCE AND OUTPUT CURRENT




Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 120\text{Vrms}$, $f = 60\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


OUTPUT RIPPLE VOLTAGE vs. C2 SIZE
 $I_{OUT} = 50\text{mA}$, $V_{OUT} = 5\text{V}$




NORMALIZED QUIESCENT CURRENT vs. TEMPERATURE
 Actual Quiescent Current at $+25^\circ\text{C}$: $V_{OUT} = 24\text{V}$: 3.42mA
 $V_{OUT} = 5\text{V}$: 0.41mA




OUTPUT CURRENT LIMIT ($5V_{OUT}$)
 50mA is the Maximum Specified Output Current




OUTPUT CURRENT LIMIT ($24V_{OUT}$)
 50mA is the Maximum Specified Output Current




V_{OUT} vs. R_2 WITH TOLERANCES
 Internal Resistors 15% High or Low



MINIMUM ALLOWABLE R_1 FOR INPUT VOLTAGE




HV-1205 Parallel Operation (Method #1)



NOTE: Operational Amplifier Causes Each HV-1205 to Contribute Equally to Output Current.

HV-1205 Parallel Operation (Method #2)



$$\Delta I_{OUT} = \frac{\Delta V_{OUT}}{R_3}$$

$$R_3 = R_4$$

NOTE: This Method Requires that the Output Voltages of Each HV-1205 are Close In Value.

UL RECOGNIZED

August 1991

World-Wide Single Chip Power Supply

Features

- Direct AC to DC Conversion
- Wide Input Voltage Range 18Vrms-264Vrms
- Multiple Output Voltages
- Guaranteed Output Current 50mA*
- Output Voltage 5V to 24V
- Line and Load Regulation <2%
- UL Recognition, File # E130808

Applications

- Compact, Low Cost, Power Supply for Non-Isolated Applications
- Appliance Control
- Battery Back-Up Systems
- Dual Output Supply for OFF-LINE Motor Controls
- Housekeeping Supply for Switch-Mode Power Supplies

Ordering Information

PART NUMBER	OPERATING TEMPERATURE RANGE	PACKAGE DESCRIPTION
HV3-2405E-5	0°C to +75°C	8 Lead Plastic Mini-DIP
HV3-2405E-9	-40°C to +85°C	8 Lead Plastic Mini-DIP

CAUTION: This Product Does Not Provide Isolation From the AC Line

*See App Note AN9101 for 250mA output.

Description

The HV-2405E is a single chip power supply that can supply 5V to 24V at 50mA output current. Just a few inexpensive external components are needed to provide a compact, light weight, cost effective power supply. The HV-2405E replaces a transformer, rectifier, and voltage regulator. This chip is made in the new Harris High Voltage Dielectric Isolation Process. This high breakdown process (500V) allows a patented switching circuit to draw current from the AC line only as necessary to supply the load.


The wide input voltage range makes the HV-2405E an excellent choice for use in equipment which must operate from either 240V or 120V. Unlike competitive AC-DC convertors, the HV-2405E can use the same external components for operation from either voltage. In addition the HV-2405E can be connected across any two phases of a 3-phase system (208Vrms)*. This great flexibility in input voltage allows a single design for worldwide use.

The HV-2405E is pin for pin compatible with the HV-1205 but allows twice the input voltage. Additionally, the output and sense pins are connected through a zener diode to limit output voltage should the sense pin to output connection become open.


Further flexibility can be obtained from the HV-2405E by using it with other Harris chips. For example, the high efficiency ICL-7660S and ICL-7662 provide positive to negative voltage conversion. For automatic switch-over to battery back-up use the ICL 7673. Harris also offers a line of extremely low power op amps.

*** CAUTION:** When used in this mode, GND and AC RETURN operate at high voltage with respect to earth ground.

Pinout



Functional Diagram



Specifications HV-2405E

Absolute Maximum Ratings

Voltage Between Pin 1 and 8, Continuous Vrms 264Vrms
 Voltage Between Pin 1 and 8, Peak 500V
 Voltage Between Pin 2 and 6 10V
 Input Current, Peak 2.5A
 Output Current Short Circuit Protected
 Output Voltage 30V
 Maximum Junction Temperature +150°C

Operating Temperature Range


HV3-2405E-9 -40°C to +85°C
 HV3-2405E-5 0°C to +75°C
 Storage Temperature Range -65°C to +175°C
 Thermal Constants (°C/W)
 Plastic DIP θ_{ja} 82 θ_{jc} 16

Electrical Specifications Unless Otherwise Specified: $V_{IN} = 264V_{rms}$ at 50Hz, $C1 = 0.05\mu F$, $C2 = 470\mu F$, $C3 = 150pF$, $V_{OUT} = 5V$, $I_{OUT} = 50mA$, Source Impedance, $R_1 = 150\Omega$. Parameters are Guaranteed at the Specific V_{IN} and Frequency Conditions, Unless Otherwise Specified. See Functional Diagrams for Component Location.

PARAMETER	V_{IN}	TEMP	HV-2405E-9 -40°C to +85°C			HV-2405E-5 0°C to +75°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage (At Preset 5V)	264V	+25°C	4.75	5.0	5.25	4.75	5.0	5.25	V
	264V	Full	4.65	5.0	5.35	4.65	5.0	5.35	V
Output Voltage TC	264V	Full	-	0.02	-	-	0.02	-	%/°C
Output Ripple (Vp-p) ($C4 = 1\mu F$, $f = 50Hz$)	264V	+25°C	-	22	-	-	22	-	mV
	264V	Full	-	24	-	-	24	-	mV
Line Regulation	80Vrms to 264Vrms	+25°C	-	10	15	-	10	20	mV
		Full	-	15	30	-	15	40	mV
Load Regulation ($I_{OUT} = 5mA$ to 50mA)	264V	+25°C	-	-	15	-	-	20	mV
	264V	Full	-	-	30	-	-	40	mV
Output Current	264V	Full	0	-	50	0	-	50	mA
Short Circuit Current Limit	264V	Full	55	95	-	55	95	-	mA
Drop-Out Voltage	Pin 2 - Pin 6	+25°C	-	2.2	-	-	2.2	-	V
Quiescent Current Post Regulator	11V _{DC} to 30V _{DC} On Pin 2	+25°C	-	2	-	-	2	-	mA

Equivalent Circuit For Output Voltage Adjustment


$R_2 = V_{OUT} - 5V$ Where R_2 is the Approximate Value of Resistor Between Pin 5 and Pin 6 (in K Ω), V_{OUT} is the Desired Output Voltage. See Graph.



R_{SENSE} IS ZERO OHMS FOR 5V OUTPUT

FIGURE 1.

Schematic



Patent pending on the above circuit.

Application Information

How The HV-2405E Works

The HV-2405E converts AC voltage into regulated DC voltage to power low voltage components such as integrated circuits. This is accomplished in two stages on the monolithic chip. First, the pre-regulator momentarily connects a large capacitor to the AC high line until it charges to about 6V above the selected output voltage. The pre-regulator then switches to a blocking mode and stays in that blocking mode until the next line cycle begins. The large capacitor supplies power to the series pass regulator, providing DC current to power the user's circuit. Providing current to the post regulator causes the large cap to discharge at a rate dependent on load current. Each line cycle refreshes the charge on the electrolytic capacitor.

Input Voltage

The HV-2405E operates over a wide range of input voltages. Most applications will use the 240Vrms or 120Vrms line from the power grid. A standard circuit for this application is shown in Figure 2. Much smaller input voltages can be used. The size of the external components used will be determined by the output voltage and current required and the input voltage available. Several graphs have been provided to help choose component values for a specific application. The section below called Component Selection discusses trade-offs related to component sizing.

Input Frequency

The HV-2405E is designed to operate from 48Hz to 380Hz. Higher operating frequency is possible. Keep in mind that the HV-2405E will refresh C2 once per line cycle.

Setting Output Voltage

The HV-2405E can be set to provide a regulated output voltage anywhere from 5V to 24V_{DC}. Refer to Figures 4, 5 and 6 for several ways of adjusting output voltage.

As seen in Figure 1, output voltage is set by feedback to the sense pin. The output will rise to the voltage necessary to keep the sense pin at 5V. For a 5V output, pins 5 and 6 are shorted together. There are three ways to increase the output voltage beyond 5V. The simplest method is to increase the feedback resistor by adding an external resistor between pins 5 and 6. The disadvantage is that the internal circuit resistors have a tolerance of approximately ±15% which limits the accuracy of the predicted output (see graph). The internal thin film resistors have low temperature coefficients.

An external voltage divider as shown in Figure 5 improves the accuracy as long as the external resistors are much lower in value than those of the internal divider. Approximately 1mA flows into pin 5.

A zener diode between pins 5 and 6, as shown in Figure 6, sets the output voltage above 5V by the zener's breakdown voltage at 1mA. This voltage has the accuracy and tolerance of the zener. An added advantage is that two outputs are now available, pin 5 at 5V and pin 6 at V_Z + 5V. All the current from the 5V supply flows through the reference diode. The sum of both output currents should not exceed 50mA.

The HV-2405E has an internal zener diode to clamp the output above the 24V maximum but below a damaging level.

Output Current

Any current draw up to 50mA continuous is acceptable. More current can be drawn momentarily. Care should be taken to make sure C2 is not discharged below the dropout voltage and that the duty cycle of the excess current is low enough to not cause a package power dissipation problem. The output is current limited as shown in the graph to protect against shorted loads.

Component Selection

One of the most powerful features of the HV-2405E is its flexibility. One standard configuration allows enormous variation in input voltage and output current while still maintaining a regulated output. For example, with R₁ = 150Ω, C2 = 470μF and V_{OUT} = 5V, the HV-2405E will provide a regulated 50mA output when input voltage is anywhere from 264V_{AC} down to about 28V_{AC}. The designer can choose components tailored to his application in order to save cost, space, power dissipation etc.

Below is a list of external components, description of their purpose, and a recommended value. This is a full list of possible components all of which may not be required for an intended application. Most designs will use a subset of this list.

- F1: Fuse. Opens the connections to the power line should chip or C2 fail. Recommended value = 1/2A, 2AG similar to Littlefuse 225.500®.
- R₁: Source Resistance. Limits current into HV-2405E. Needs to be large enough to limit inrush current when C2 is discharged fully. V_{PEAK}/R₁ = 2.5A Maximum. R₁ will dissipate power as shown in the graphs. The equation for Pd in R₁ is:

$$Pd = 1.33 \sqrt{\pi R_1} V_{PEAK} (I_{OUT})^3$$
 Low average output currents would allow for source resistors with lower Pd ratings. Similarly, lower V_{AC} or smaller value R₁ will cause less dissipation in R₁. Sizing of R₁ should be tailored to the intended application keeping in mind not to let the maximum inrush current be exceeded. Should an external method of limiting inrush current be used (such as NTC resistors) then the value of R₁ and its associated heat could be reduced. Recommended value = 150Ω. To reduce Pd see App Note AN9107.
- C1: Snubber Capacitor. R₁ and C1 form a low pass filter thereby limiting the rate of voltage rise at the input of the HV-2405E. Recommended value = 0.05μF, AC rated.
- MOV: Surge suppressor. Metal Oxide Varistor clamps voltage to a level that the HV-2405E can handle. Recommended value = V130LA20 or equivalent for 120V applications and gas tube which arcs over at less than 500V for 240V applicatons.

Application Information (Continued)

- C2:** Pre-Regulator capacitor. This capacitor is charged once each line cycle. The post-regulator portion of HV-2405E is powered by C2 for most of the line cycle. Normally the smallest C2 that will supply the load current (see graph) is used. Using a large C2 will supply temporary high load currents or normal load current during a short power loss. Using a larger C2 will reduce ripple at Pin 2, the input to the post regulator, which will reduce output ripple. C2 should have a ripple current rating consistent with the application. Small capacitors with high ESR may not store enough charge to maintain load current. See graph. Recommended value = 470µF, voltage rating should be about 10V greater than chosen V_{OUT}.
- C3:** Inhibit capacitor. Keeps the HV-2405E from turning on during input transients. If sized too large, HV-2405E will never turn on. If sized too small, no

protection from transients is offered. For 50Hz or 60Hz use the recommended value of 150pF, voltage rating should be at about 10V greater than V_{OUT}.

- C4:** Output filter capacitor. At least 1µF is required to maintain stability of the output stage. Larger values will not reduce ripple but will reduce spiking which may occur on the output coincident with the HV-2405E going into blocking mode.
- R2:** Feedback component. A resistor or zener diode that causes a voltage drop between the SENSE and OUTPUT pins and thereby adjusting the output voltage. See voltage adjustment equivalent circuit. Also see graph for approximate resistor value. About 1mA flows through this component.




FIGURE 2. HV-2405E STANDARD +5V APPLICATION

V_{OUT} ADJUSTMENT

FIGURE 4 METHOD		FIGURE 5 METHOD		FIGURE 6 METHOD	
R ₂	V _O	R _A /R _B	V _O	V _Z *	V _O
0	5V	0/Open	5V	-	5V
1K	6V	160/1K	6V	1V	6V
3K	8V	510/1K	8V	3V	8V
5K	10V	820/1K	10V	5V	10V
7K	12V	1.2K/1K	12.2V	7V	12V
9K	14V	1.5K/1K	14V	9V	14V
11K	16V	1.8K/1K	15.8V	11V	16V
13K	18V	2.2K/1K	18.2V	13V	18V
15K	20V	2.4K/1K	19.4V	15V	20V
17K	22V	3.0K/1K	23V	17V	22V
19K	24V	3.17K/1K	24V	19V	24V

*V_Z @ 1mA




FIGURE 3. V_{OUT} = +5V




FIGURE 4. V_{OUT} > +5V




FIGURE 5. V_{OUT} > +5V






FIGURE 6. V_{OUT} = +5V, +5 + V_Z

Application Information (Continued)

OPERATION WITH $V_{OUT} > 5V$




OPERATION FROM A BRIDGE RECTIFIER*




*See App Note AN9006 for additional information.

SURGE PROTECTION USING GAS TUBE



*Carbon composition resistor


USING SWITCH TO TURN OFF OUTPUT




HV-2405E

HV-2405E Waveforms Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 240\text{Vrms}$, $f = 50\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$,
 $V_{OUT} = 5\text{V @ } 50\text{mA}$, 5ms/div


Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
 Bottom Trace: Current into Pin 8, (0.5A/Div)




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
 Bottom Trace: Pre-Regulator Capacitor Voltage, C2 (5V/Div)
 @ Approximately 10V DC




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
 Bottom Trace: Inhibit Capacitor Voltage (10V/Div)



Top Trace: Load Current Step (50mA/Div)
 Bottom Trace: Output Voltage (20mV/Div) @ 5VDC




Top Trace: Input Voltage at Pin 8, AC High (200V/Div)
 Bottom Trace: Ripple or Switch Spike on Regulator 5V DC Output (50mV/Div)
 This is Worst Case Ripple due to Worst Case Operating Conditions
 (High Line Voltage, Minimum R1 Value, Maximum I_{OUT})




Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 240\text{Vrms}$, $f = 50\text{Hz}$, $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


MAXIMUM OUTPUT CURRENT FOR 5V REGULATED OUTPUT vs. INPUT VOLTAGE AND PRE-REGULATOR CAPACITOR SIZE (C2)
 $R_1 = 24\Omega$




MAXIMUM OUTPUT CURRENT FOR 24V REGULATED OUTPUT vs. INPUT VOLTAGE AND PRE-REGULATOR CAPACITOR SIZE (C2)
 $R_1 = 24\Omega$




P_d IN R_1 vs. I_{OUT}
 $R_1 = 150\Omega$, $V_{AC} = 120\text{V}/240\text{V}$




PEAK C2 VOLTAGE vs. OUTPUT VOLTAGE



MINIMUM C2 VALUE vs. LOAD CURRENT




CHIP POWER DISSIPATION vs. OUTPUT CURRENT




Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 240\text{Vrms}$, $f = 50\text{Hz}$,
 $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$


DROPOUT VOLTAGE vs. TEMPERATURE




QUIESCENT CURRENT vs. OUTPUT VOLTAGE @ = +25°C
 $I_{OUT} = 5\text{mA to } 50\text{mA}$



OUTPUT RIPPLE VOLTAGE vs. TEMPERATURE
 $C_4 = 1\mu\text{F}$




OUTPUT RIPPLE VOLTAGE vs. LOAD CURRENT




NORMALIZED QUIESCENT CURRENT vs. TEMPERATURE

Actual Quiescent Current at +25°C: $V_{OUT} = 24\text{V}$: 3.42mA
 $V_{OUT} = 5\text{V}$: 0.41mA





OUTPUT CURRENT LIMIT (5V_{OUT})


50mA is the Maximum Specified Output Current




Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{AC} = 240\text{Vrms}$, $f = 50\text{Hz}$, $R_1 = 150\Omega$, $C_1 = 0.05\mu\text{F}$, $C_2 = 470\mu\text{F}$, $C_3 = 150\text{pF}$, $C_4 = 1\mu\text{F}$, $V_{OUT} = 5\text{V}$



MINIMUM RECOMMENDED R₁ FOR NOMINAL INPUT VOLTAGE



CREATING SYNTHESIZED ± SUPPLIES USING FALSE GROUND




NOTES:

1. R_A, R_B voltage divider sets voltage of false ground anywhere between V_{OUT} of HV-2405E and ground.
2. R_A and R_B should be large values (e.g. 470K)
3. Circuits powered with this method must ALL be referred to "False Gnd"
4. Op amp must be able to source/sink load current
5. Example: $R_A = 470\text{K}$, $R_B = 470\text{K}$, V_{OUT} set to 24V. $+V_{SUPPLY}$ would be $\approx +12\text{V}$
 $-V_{SUPPLY}$ would be $\approx -12\text{V}$


HV-2405E

HV-2405E Parallel Operation (Method #1)



NOTE: Operational Amplifier Causes Each HV-2405E to Contribute Equally to Output Current.

HV-2405E Parallel Operation (Method #2)



$$\Delta I_{OUT} = \frac{\Delta V_{OUT}}{R_3}$$

$$R_3 = R_4$$

NOTE: This Method Requires that the Output Voltages of Each HV-2405E are Close In Value.

August 1991

Features

- Fast Rise and Fall Times
 - ▶ 30ns with 1000pF Load
- Wide Supply Voltage Range
 - ▶ $V_{CC} = 4.5$ to 15V
- Low Power Consumption
 - ▶ 4mW with Inputs Low
 - ▶ 20mW with Inputs High
- TTL/CMOS Input Compatible Power Driver
 - ▶ $R_{OUT} = 7\Omega$ Typ
- Direct Interface with Common PWM Control ICs
- Pin Equivalent to DS0026/DS0056; TSC426


Typical Applications

- Switching Power Supplies
- DC/DC Converters
- Motor Controllers


Description

The ICL7667 is a dual monolithic high-speed driver designed to convert TTL level signals into high current outputs at voltages up to 15V. Its high speed and current output enable it to drive large capacitive loads with high slew rates and low propagation delays. With an output voltage swing only millivolts less than the supply voltage and a maximum supply voltage of 15V, the ICL7667 is well suited for driving power MOSFETs in high frequency switched-mode power converters. The ICL7667's high current outputs minimize power losses in the power MOSFETs by rapidly charging and discharging the gate capacitance. The ICL7667's input are TTL compatible and can be directly driven by common pulse-width modulation control ICs.

Packages



8 LEAD DUAL-IN-LINE PACKAGE (PA, JA, BA)
TOP VIEW




Order Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICL7667CBA	0°C to +70°C	8 Pin SOIC
ICL7667CPA	0°C to +70°C	8 Pin Plastic
ICL7667CJA	0°C to +70°C	8 Pin Ceramic DIP
ICL7667CTV	0°C to +70°C	TO-99 Can
ICL7667MTV*	-55°C to +125°C	TO-99 Can
ICL7667MJA*	-55°C to +125°C	8 Pin Ceramic DIP

*Add /883B to Part Number for 883B Processing

Functional Diagram



ABSOLUTE MAXIMUM RATINGS

Supply Voltage V^+ to V^-	15V	
Input Voltage	$(V^- - 0.3V)$ to $(V^+ + 0.3V)$	
Package Dissipation, $T_A = 25^\circ\text{C}$	500mW	
Linear Derating Factors		
TO-99	Plastic	Cerdip
6.7mW/ $^\circ\text{C}$	5.6mW/ $^\circ\text{C}$	6.7mW/ $^\circ\text{C}$
above 50°C	above 36°C	above 50°C

Storage Temperature	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	
ICL7667C	0°C to $+70^\circ\text{C}$
ICL7667M	-55°C to $+125^\circ\text{C}$
Lead Temperature (Soldering, 10sec)	300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS (STATIC)

Symbol	Parameter	Test Conditions	ICL7667C,M			ICL7667M			Units
			$T_A = 25^\circ\text{C}$			$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			
			Min	Typ	Max	Min	Typ	Max	
V_{IH}	Logic 1 Input Voltage	$V_{CC} = 4.5V$	2.0			2.0			V
V_{IH}	Logic 1 Input Voltage	$V_{CC} = 15V$	2.0			2.0			V
V_{IL}	Logic 0 Input Voltage	$V_{CC} = 4.5V$			0.8			0.5	V
V_{IL}	Logic 0 Input Voltage	$V_{CC} = 15V$			0.8			0.8	V
I_{IL}	Input Current	$V_{CC} = 15V, V_{IN} = 0V$ and $15V$	-0.1		0.1	-0.1		0.1	μA
V_{OH}	Output Voltage High	$V_{CC} = 4.5V$ and $15V$	$V_{CC} - 0.05$	V_{CC}		$V_{CC} - 0.1$			V
V_{OL}	Output Voltage Low	$V_{CC} = 4.5V$ and $15V$		0	0.05			0.1	V
R_{OUT}	Output Resistance	$V_{IN} = V_{IL}, I_{OUT} = -10\text{mA}, V_{CC} = 15V$		7	10			12	Ω
R_{OUT}	Output Resistance	$V_{IN} = V_{IH}, I_{OUT} = 10\text{mA}, V_{CC} = 15V$		8	12			13	Ω
I_{CC}	Power Supply Current	$V_{CC} = 15V, V_{IN} = 3V$ both inputs		5	7			8	mA
I_{CC}	Power Supply Current	$V_{CC} = 15V, V_{IN} = 0V$ both inputs		150	400			400	μA







ELECTRICAL CHARACTERISTICS (DYNAMIC)

Symbol	Parameter	Test Conditions	ICL7667C,M			ICL7667M			Units
			$T_A = 25^\circ\text{C}$			$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			
			Min	Typ	Max	Min	Typ	Max	
T_{D2}	Delay Time	Figure 3		35	50			60	ns
T_R	Rise Time	Figure 3		20	30			40	ns
T_F	Fall Time	Figure 3		20	30			40	ns
T_{D1}	Delay Time	Figure 3		20	30			40	ns

NOTE: All typical values have been characterized but are not tested.




Typical Performance Characteristics




NOTE: All typical values have been characterized but are not tested.

Typical Performance Characteristics (Continued)

Delay and Fall Times vs V_{CC}



Rise Time vs V_{CC}



DETAILED DESCRIPTION

The ICL7667 is a dual high-power CMOS inverter whose inputs respond to TTL levels while the outputs can swing as high as 15V. Its high output current enables it to rapidly charge and discharge the gate capacitance of power MOS-FETs, minimizing the switching losses in switchmode power supplies. Since the output stage is CMOS, the output will swing to within millivolts of both ground and V_{CC} without any external parts or extra power supplies as required by the DS0026/56 family. Although most specifications are at $V_{CC} = 15V$, the propagation delays and specifications are almost independent of V_{CC} .

In addition to power MOS drivers, the ICL7667 is well suited for other applications such as bus, control signal, and clock drivers on large memory of microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge-pump voltage inverters.

INPUT STAGE

The input stage is a large N-channel FET with a P-channel constant-current source. This circuit has a threshold of about 1.5V, relatively independent of the V_{CC} voltage. This means that the inputs will be directly compatible with TTL over the entire 4.5 – 15V V_{CC} range. Being CMOS, the inputs draw less than $1\mu A$ of current over the entire input voltage range of ground to V_{CC} . The quiescent current or no load supply current of the ICL7667 is affected by the input voltage, going to nearly zero when the inputs are at the 0 logic level and rising to 7mA maximum when both inputs are at the 1 logic level. A small amount of hysteresis, about 50 – 100mV at the input, is generated by positive feedback around the second stage.

OUTPUT STAGE

The ICL7667 output is a high-power CMOS inverter, swinging between ground and V_{CC} . At $V_{CC} = 15V$, the output impedance of the inverter is typically 7Ω . The high peak current capability of the ICL7667 enables it to drive a 1000pF load with a rise time of only 40ns. Because the output stage impedance is very low, up to 300mA will flow through the series N- and P-channel output devices (from V_{CC} to ground) during output transitions. This crossover current is responsible for a significant portion of the internal

power dissipation of the ICL7667 at high frequencies. It can be minimized by keeping the rise and fall times of the input to the ICL7667 below $1\mu s$.

APPLICATION NOTES

Although the ICL7667 is simply a dual level-shifting inverter, there are several areas to which careful attention must be paid.

GROUNDING

Since the input and the high current output current paths both include the ground pin, it is very important to minimize any common impedance in the ground return. Since the ICL7667 is an inverter, any common impedance will generate negative feedback, and will degrade the delay, rise and fall times. Use a ground plane if possible, or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ICL7667 as is possible.

BYPASSING

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors that has a low impedance over a wide frequency range should be used. A $4.7\mu F$ tantalum capacitor in parallel with a low inductance $0.1\mu F$ capacitor is usually sufficient bypassing.

OUTPUT DAMPING

Ringings is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

- 1) Reduce inductance by making printed circuit board traces as short as possible.
- 2) Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
- 3) Use a 10 to 30Ω resistor in series with the output of the ICL7667. Although this reduces ringing, it will also slightly increase the rise and fall times.
- 4) Use good bypassing techniques to prevent supply voltage ringing.

NOTE: All typical values have been characterized but are not tested.

POWER DISSIPATION

The power dissipation of the ICL7667 has three main components:

- 1) Input inverter current loss
- 2) Output stage crossover current loss
- 3) Output stage I²R power loss

The sum of the above must stay within the specified limits for reliable operation.

As noted above, the input inverter current is input voltage dependent, with an I_{CC} of 0.2mA maximum with a logic 0 input and 6mA maximum with a logic 1 input.

The output stage crowbar current is the current that flows through the series N- and P-channel devices that form the output. This current, about 300mA, occurs only during output transitions. **Caution:** The inputs should never be allowed to remain between V_{IL} and V_{IH} since this could leave the output stage in a high current mode, rapidly leading to destruction of the device. If only one of the drivers is being used, be sure to tie the unused input to a ground. **NEVER** leave an input floating. The average supply current drawn by the output stage is frequency dependent, as can be seen in I_{CC} vs. Frequency graph in the Typical Characteristics Graphs.

The output stage I²R power dissipation is nothing more than the product of the output current times the voltage drop across the output device. In addition to the current drawn by any resistive load, there will be an output current due to the charging and discharging of the load capacitance. In most high frequency circuits the current used to charge and discharge capacitance dominates, and the power dissipation is approximately

$$P_{AC} = CV_{CC}^2f$$

Where C = Load Capacitance

f = Frequency

In cases where the load is a power MOSFET and the gate drive requirements are described in terms of gate charge, the ICL7667 power dissipation will be

$$P_{AC} = Q_G V_{CC} f$$

Where Q_G = Charge required to switch the gate, in Coulombs.

f = Frequency

POWER MOS DRIVER CIRCUITS

POWER MOS DRIVER REQUIREMENTS

Because it has a very high peak current output, the ICL7667 excels at driving the gate of power MOS devices. The high current output is important since it minimizes the time the power MOS device is in the linear region. Figure 4 is a typical curve of charge vs. gate voltage for a power MOSFET. The flat region is caused by the Miller capacitance, where the drain-to-gate capacitance is multiplied by the voltage gain of the FET. This increase in capacitance occurs while the power MOSFET is in the linear region and

is dissipating significant amounts of power. The very high current output of the ICL7667 is able to rapidly overcome this high capacitance and quickly turns the MOSFET fully on or off.




Figure 4: MOSFET Gate Dynamic Characteristics

DIRECT DRIVE OF MOSFETS

Figure 6 shows interfaces between the ICL7667 and typical switching regulator ICs. Note that unlike the DS0026, the ICL7667 does not need a dropping resistor and speed-up capacitor between it and the regulator IC. The ICL7667, with its high slew rate and high voltage drive can directly drive the gate of the MOSFET. The 1527 IC is the same as the 1525 IC, except that the outputs are inverted. This inversion is needed since ICL7667 is an inverting buffer.

TRANSFORMER COUPLED DRIVE OF MOSFETS

Transformers are often used for isolation between the logic and control section and the power section of a switching regulator. The high output drive capability of the ICL7667 enables it to directly drive such transformers. Figure 6 shows a typical transformer coupled drive circuit. PWM ICs with either active high or active low outputs can be used in this circuit, since any inversion required can be obtained by reversing the windings on the secondaries.

BUFFERED DRIVERS FOR MULTIPLE MOSFETS

In very high power applications which use a group of MOSFETs in parallel, the input capacitance may be very large and it can be difficult to charge and discharge quickly. Figure 8 shows a circuit which works very well with very large capacitance loads. When the input of the driver is zero, Q1 is held in conduction by the lower half of the ICL7667 and Q2 is clamped off by Q1. When the input goes positive, Q1 is turned off and a current pulse is applied to the gate of Q2 by the upper half of the ICL7667 through the transformer, T1. After about 20ns, T1 saturates and Q2 is held on by its own C_{gs} and the bootstrap circuit of C1, D1 and R1. This bootstrap circuit may not be needed at frequencies greater than 10kHz since the input capacitance of Q2 discharges slowly.

NOTE: All typical values have been characterized but are not tested.




Figure 5: Direct Drive of MOSFET Gates







Figure 6: Transformer Coupled Drive Circuit

NOTE: All typical values have been characterized but are not tested.



NOTE: All typical values have been characterized but are not tested.



OTHER APPLICATIONS RELAY AND LAMP DRIVERS

The ICL7667 is suitable for converting low power TTL or CMOS signals into high current, high voltage outputs for relays, lamps and other loads. Unlike many other level translator/driver ICs, the ICL7667 will both source and sink current. The continuous output current is limited to 200mA by the I^2R power dissipation in the output FETs.

CHARGE PUMP OR VOLTAGE INVERTERS AND DOUBLERS

The low output impedance and wide V_{CC} range of the ICL7667 make it well suited for charge pump circuits. Figure

8 shows a typical charge pump voltage inverter circuit and a typical performance curve. A common use of this circuit is to provide a low current negative supply for analog circuitry or RS232 drivers. With an input voltage of +15V, this circuit will deliver 20mA at -12.6V. By increasing the size of the capacitors, the current capability can be increased and the voltage loss decreased. The practical range of the input frequency is 500Hz to 250kHz. As the frequency goes up, the charge pump capacitors can be made smaller, but the internal losses in the ICL7667 will rise, reducing the circuit efficiency.

Figure 9, a voltage doubler, is very similar in both circuitry and performance. A potential use of Figure 8 would be to supply the higher voltage needed for EEPROM or EPROM programming.

CLOCK DRIVER

Some microprocessors (such as the 68XX and 65XX families) use a clock signal to control the various LSI peripherals of the family. The ICL7667's combination of low propagation delay, high current drive capability and wide voltage swing make it attractive for this application. Although the ICL7667 is primarily intended for driving power MOSFET gates at 15V, the ICL7667 also works well as a 5V high-speed buffer. Unlike standard 4000 series CMOS, the ICL7667 uses short channel length FETs and the ICL7667 is only slightly slower at 5V than at 15V.

NOTE: All typical values have been characterized but are not tested.

PRELIMINARY

August 1991

Intelligent Power™ 60V/30A High Side Switch

Features


- Over Current Protection
- Over Temperature Protection
- Missing Load Detection
- Over Voltage Lockout
- ESD Protection
- 5 V_{DC} Logic
- Diagnostic Flag
- Grounded Case Package Requires No Awkward Isolators

Description

Designed with a PowerASIC™ macro based library, the SP306 high side switch provides predictable performance over the full operating range. Intended for a wide variety applications, the device will support 30 amps inrush current associated with cold lamp filaments, capacitive loads and solenoids.

Pinout


TS-001 PACKAGE
TOP VIEW



PIN NAMES

PIN	DESCRIPTION
1	V _{BAT}
2	Input
3	GND
4	Status
5	Out
Case	GND

High Side Switch Functional Schematic



Specifications SP306

Absolute Maximum Ratings

Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to V_{SS} Unless Noted.

PARAMETER		RANGE/VALUE	UNITS
V _{BAT} to GND	Continuous	18	V _{DC}
	Peak	60	
V Input to GND		-0.5 to +7	V _{DC}
V Status to GND		-0.5 to +18	V _{DC}
Output Current		Internally Limited	A _{DC}
Operating and Storage Junction Temperature		-40 to +150	°C
Thermal Resistance Junction to Case		3.5	C/W
Power Dissipation		Internally Limited	Watts

Static Characteristics (V_{BAT} = 14.4 V_{DC}, T_J = +25°C) Unless Otherwise Noted

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage	V _{OP}		6		18	V _{DC}
On State Resistance	R _{ON}	V _{IN} > 2.0 V _{DC} T _J = 25°C T _J = 150°C		.08	.15	Ω
Over Current	OC	V _{IN} > 2.0 V _{DC}		30		A _{DC}
Open Load	OL	V _{IN} > 2.0 V _{DC}		0.6		A _{DC}
Over Voltage	OV	V _{IN} > 2.0 V _{DC}	19		28	V _{DC}
Over Temperature	OT			150		°C
Over Temperature Hysteresis				25		°C
Input Off	V _{INL}		0.8			V _{DC}
Input On	V _{INH}				2.0	V _{DC}
Status Output Low	V _{ST}	I sink < 3.5mA			0.4	V _{DC}

Dynamic Characteristics (V_{BAT} = 14.4 V_{DC}, T_J = +25°C) Unless Otherwise Noted

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Turn On Delay	T _{on}	V _{IN} > 2.0 V _{DC}		20		μs
Rise Time	T _r	V _{IN} > 2.0 V _{DC}		200		μs
Turn Off Delay	T _{off}	V _{IN} < 0.8 V _{DC}		3		μs
Fall Time	T _f	V _{IN} < 2.0 V _{DC}	1	5		μs

Logic Table

INPUT	OVER VOLT	OVER CURRENT	OVER TEMP	OPEN LOAD	STATUS	OUTPUT	COMMENTS
0	X	X	X	X	1	0	Normal Off
1	0	0	0	0	1	1	Normal On
1	1	0	0	0	0	0	
1	0	1	0	0	0	L	
1	0	0	1	0	0	0	
1	0	0	0	1	0	1	

1 = Logic True

L = Current Limit

0 = Logic False

X = Don't Care

SP306 Operation

Perhaps the most brutal loads are lamps. These exhibit a dynamic load line characteristic dependent upon filament temperature which is primarily a function of current. Resultant inrush current is typically 10-12 times greater than steady state.

The SP306 employs a soft start scheme which optimizes performance economically. Cold filament inrush is

managed by a control algorithm which combines over current and temperature protection. At turn on the load current builds up until over current is detected initiating a current limit mode. Under short circuit load the switch will shut off from an over temperature.

All faults automatically reset upon removal of fault condition.

October 1990

Half-Bridge 500 VDC Driver


Features

- 500 Volt Maximum Rating
- Ability to Interface and Drive Standard and Current Sensing n-Channel Power MOSFET/ IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5 Amp

Description:

The SP600 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.


22 PIN DIP



TERMINAL ASSIGNMENT
TOP VIEW

FAULT	1	22	TOP
I _{TRIPSEL}	2	21	BOT
V _{BIAS}	3	20	N.C.
V _{DD}	4	19	D1U
V _{SS}	5	18	G1U
TRIP _L	6	17	G2U
CL1	7	16	CL2
G2L	8	15	TRIP _U
G1L	9	14	PHASE
D1L	10	13	V _{OUT}
V _{DF}	11	12	V _{BS}

Functional Block Diagram



Specifications SP600

Absolute Maximum Ratings: (1) (2) (Full Temperature Range Unless Otherwise Noted, All Voltage Referenced to V_{SS} Unless Noted.)

PARAMETER	SYMBOL	VALUE	UNIT
Power Supply Voltage			
Low Voltage Power Supply (see note #1)	V_{BIAS}	18	V_{DC}
Floating Low Voltage Boot Strap Power Supply to Phase	V_{BS}	18	V_{DC}
Low Voltage Signal Pins			
Fault, $I_{TRIPSEL}$, V_{DD} , $TRIP_L$, CL1, G2L, G1L, D1L, V_{DF} , TOP, BOT	-	-0.5 to $V_{DD} + 0.5$	V_{DC}
CL2, $TRIP_U$, G1U, G2U, D1U to Phase	-	-0.5 to $V_{BS} + 0.5$	V_{DC}
High Voltage Pins			
Phase (V_{BS} , V_{OUT} , $TRIP_U$, CL2, G2U, & D1U: 0 - 18 Volts Higher Than Phase)	V_{PHASE}	500	V_{DC}
Dynamic High Voltage Rating Phase	dV_{PHASE}/dt	10,000	$V/\mu s$
Power Dissipation And Thermal Characteristics			
Maximum Power Dissipation $T_A = 85^\circ C$	P_o	500	mW
Thermal Resistance Junction To Ambient	R_{OJA}	75	$^\circ C/W$
Operating Ambient Temperature Range	T_A	-25 to 85	$^\circ C$
Storage Temperature Range	T_S	-40 to 150	$^\circ C$

(1) Care must be taken in the application of V_{BIAS} as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor (R_{ND}). Prolonged high peak currents may result if +15 V_{DC} is applied abruptly and/or if the local bypass capacitor C_{DD} is large. It is suggested that C_{DD} be $\leq 10MFD$. If it is desirable to switch the 15 V_{DC} source or if a C_{DD} is larger, additional series impedance may be required.

(2) Consult factory for additional package offerings.

Electrical Characteristics ($V_{BIAS} = 15V$, Pulsed $< 300\mu s$, $T_J = +25^\circ C$) (3) Unless Otherwise Noted All Parameters Referenced to V_{SS} Except $TRIP_U$, CL2, G1U, D1U, & V_{BS} Referenced to PHASE. D_F : V_{DF} to V_{BS} , C_F : V_{BS} to PHASE.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input Current ($5V < V_{TOP}$, V_{BOT} , $V_{TRIPSEL} < 15V$)	I_{IN}	-	20	30	μA
I_{BIAS} Quiescent Current (All Inputs Low)	I_{BIASL}	-	1.7	2.05	mA
I_{BIAS} Quiescent Current ($V_{OUT} \geq V_{BIAS}$, and All Inputs Low)	I_{BIASH}	-	1.7	2.05	mA
I_{BS} Quiescent Current Bootstrap Supply	I_{BS}	-	875	1000	μA
TOP Threshold Level	V_{TOP}	7	8.0	9	V
BOTTOM Threshold Level	V_{BOT}	7	8.0	9	V
Current Trip Select Threshold Level	$V_{TRIPSEL}$	7	8.0	9	V
Trip Lower and Upper Comparator Threshold Level - Normal ($I_{TRIPSEL} = V_{SS}$)	$V_{TRIPL/UN}$	90	105	125	mV
Trip Lower and Upper Comparator Threshold Level - Boost ($I_{TRIPSEL} = V_{DD}$)	$V_{TRIPL/UB}$	1.1X	1.3X $V_{TRIPL/UN}$	1.5X	
Under Voltage Lockout Thresholds (V_{DD} & V_{BS})	V_{LOCK}	9.0	10.0	11.5	V
Phase Out of Status Voltage Threshold (PHASE)	V_{OSVT}	5	7.0	9.0	V
Faultbar Impedance at $I_{FBAR} = 1mA$	R_F	500	760	1000	Ω
Upper/Lower Source Impedances ($I_{SOURCE} = 10mA$)	$R_{SO L/U}$	12	17	23	Ω
Upper/Lower Sink Impedances ($I_{SINK} = 10mA$)	$R_{SI L/U}$	8	12	16	Ω
Bootstrap Supply Current Limiting Impedance	R_{BS}	2	3.5	5	Ω
Noise Dropping Resistor Impedance	R_{ND}	6	10	14	Ω
High Voltage Leakage (500V V_{BS} , V_{OUT} , PHASE, $TRIP_U$, CL2, G1U, G2U, & D1U to V_{SS} . All other Pins at V_{SS})	I_{LK}	-	1	3	μA
Miller Clamp Diodes; D1U and D1L ($I_D = 100mA$)	$V_{D1U/L}$	1.05	1.4	1.7	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 10mA$)	$V_{CL2/1-low}$	6.35	6.61	6.85	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 100mA$)	$V_{CL2/1-high}$	7.7	8.1	8.7	V
V_{OUT} Limiting Resistance	R_O	2	3.5	5	Ω

(3) Maximum Steady State +15VDC Supply Current = $I_{BIASL} + I_{BS}$

Specifications SP600


Dynamic Functional Characteristics ($T_J = 25^\circ\text{C}$, all referenced to V_{SS} , except: TRIP_U , CL2, G1U, G2U, and D1U referenced to PHASE. D_F : V_{DF} to V_{BS} , C_F : V_{BS} to PHASE)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Refresh One Shot Timer	t_{REF}	200	350	500	μs
Delay Time of Trip I/u Voltage (Itrip sel. low) to G2U/G2L low (50% Overdrive)	t_{OFFTN}	2	3	4	μs
Delay Time of Trip I Voltage (Itrip sel. low) to Faultbar Low	t_{FN}	2	3	4	μs
Delay Time of Phase Out of Status to Faultbar low (TOP high)	t_{OSVF}	0.5	0.7	0.9	μs
Minimum Logic Input Pulse Width: TOP & BOTTOM	t_{MINIW}	0.3	0.43	0.6	μs
Minimum G1U/G1L On Time	t_{ON}	1.6	2.3	3.1	μs
Minimum Pulsed Off Time, G2U/G2L	t_{OFF}	1.3	2.0	3.4	μs
Turn On Delay Time of G1U (BISTATE MODE)	t_{OND}	2.5	3.2	4.5	μs
Turn On Delay Time of G1L (BISTATE MODE)	t_{OND}	2.5	3.2	4.5	μs
Turn On Delay Time of G1U (TRISTATE MODE)	t_{OND}	0.75	1.0	1.5	μs
Turn On Delay Time of G1L (TRISTATE MODE)	t_{OND}	0.75	1.0	1.5	μs
Turn Off Delay Time of G2U and G2L	t_{OFFD}	0.75	1.0	1.45	μs
Minimum Dead Time: G1U off to G1L on, or G1L off to G1U on (BISTATE MODE)	$t_{D.T.}$	1.5	2.5	3.5	μs
Fault Reset Delay to Clear Faultbar	$t_{R.T.}$	3.4	4.5	6.6	μs
Rise time of Upper & Lower Driver (Load = 2000pF)	$t_{R U/L}$	25	50	100	ns
Fall Time of Upper & Lower Driver (Load = 2000pF)	$t_{F U/L}$	25	50	100	ns

Recommended Operating Conditions and Functional Pin Description

(All voltages referenced to V_{SS} unless otherwise noted. See Figure 3)

Faultbar	Open Drain Fault Indicator Output
I _{TRIP SELECT}	Digital Input Command to Increase TRIP L and U Threshold by 30%
V _{BIAS}	14.5V to 16.5V with 15V nominal, ~1.5mA DC BIAS Current
V _{DD}	C_{DD} to V_{SS}
V _{SS}	COMMON
Trip I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output
CL1	Lower Noise Clamp Zener
G2L & G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)
V _{DF}	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply
V _{BS}	Bootstrap Supply, Normally a Diode Drop Below V_{DD} Voltage with Respect to the Floating PHASE Reference
V _{OUT}	Load Connection Node
Phase	Floating Reference Point for High Side Control Circuitry: V_{BS} , TRIP_U , CL2, G1U, G2U & D1U
TRIP_U	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive
CL2	Upper Noise Clamp Zener
G2U & G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)
Top	Digital Input to Command the UPPER On
Bot	Digital Input to Command the LOWER On
D1U	Miller Clamp UPPER to V_{BS}
D1L	Miller Clamp LOWER to V_{DD}



TRISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER. BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER
 NOTE: BOT switching not relevant.

FIGURE 1 - TIMING DIAGRAM.

TRUTH TABLE

Applicable to Typical Circuit Configuration (Figure 3)

INPUTS						OUTPUTS		
TOP	BOT	TRIP _L	TRIP _U	PHASE	VBIAS	UPPER	LOWER	FAULT BAR
0	0	0	0	X	1	0	0	1
1	0	0	0	1	1	1	0	1
1	0	0	1	1	1	0	0	0
1	0	0	X	0	1	0	0	0
X	X	1	X	X	1	0	0	0
0	1	0	X	X	1	0	1	1
1	1	0	0	X	1	0	0	1
X	X	X	X	X	0	0	0	0

0 = False, 1 = True, X = Do Not Care

SP600




FIGURE 3 - TYPICAL CIRCUIT CONFIGURATION.

LEGEND		
Application Specific	R _{CU}	Upper Gate Charging Resistor
Application Specific	R _{DU}	Upper Gate Discharge Resistor
Application Specific	R _{PU}	Upper Current Pilot Resistor
Application Specific	R _{CL}	Lower Gate Charging Resistor
Application Specific	R _{DL}	Lower Gate Discharging Resistor
Application Specific	R _{PL}	Lower Current Pilot Resistor
3μf @ ≥ 15VDC	C _{DD}	Local LV Filter Capacitor
.22μf Ceramic X7R @ ≥ 15VDC	C _F	Flying Capacitor for Bootstrap Supply
Harris P/N A114M or Equiv PRV ≥ V _{LINK}	D _F	Flying Diode for Bootstrap Supply

Refer to 'Additional Product Offerings' for information concerning power output devices.

Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of n-channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the V_{OUT} sense detector, verifies the output voltage state is in agreement with the controlled inputs. The > 11VDC floating power supply required to drive the upper rail external power device is created and managed by the HVIC through Cf and Df. This capacitor is refreshed from the Vdd supply each time V_{OUT} goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor Cf is automatically refreshed by bringing V_{OUT} low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, Cf would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to I trip select. A \overline{FAULT} output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of \overline{FAULT} is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time (t_{rMAX}).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge (Rc) & discharge (Rd) impedance chosen per the load capacitance, frequency of operation, and Di/Dt dependent recovery characteristics of the associated FBDs. Rd should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ($t_{OFF MIN}$).

The selection of over current detection resistors (Rp), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply Df & Cf must be determined. Df must support the worse case system bus voltage and handle the charging currents of Cf. Proper selection should take into consideration Trr and Tfr per the desired operating frequency. Proper selection of Cf is a trade off between the minimum t_{ON} time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 μ s TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor (Cdd) should be sized sufficiently large enough to transfer the charge to Cf without causing a significant droop in Vdd. As a rule of thumb it should be at least 10 times larger than Cf and be located adjacent to the Vdd and Vss pins to minimize series resistance and inductance.

Refer to application note AN-8829 for more details about module operation and selection of external components.

October 1990

Half-Bridge 500 VDC Driver


Features

- 500 Volt Maximum Rating
- Ability to Interface and Drive Standard and Current Sensing n-Channel Power MOSFET/ IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5 Amp

Description

The SP601 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.


22 PIN DIP



TERMINAL ASSIGNMENT
TOP VIEW

FAULT	1	22	UP/ DOWN
TRIPSEL	2	21	ENABLE
VBIAS	3	20	N.C.
VDD	4	19	D1U
VSS	5	18	G1U
TRIPL	6	17	G2U
CL1	7	16	CL2
G2L	8	15	TRIP _U
G1L	9	14	PHASE
D1L	10	13	V _{OUT}
VDF	11	12	V _{BS}

Functional Block Diagram



Specifications SP601

Absolute Maximum Ratings: (1) (2) (Full Temperature Range Unless Otherwise Noted, All Voltage Referenced to V_{SS} Unless Noted.)

PARAMETER	SYMBOL	VALUE	UNIT
Power Supply Voltage			
Low Voltage Power Supply (see note #1)	V_{BIAS}	18	V_{DC}
Floating Low Voltage Boot Strap Power Supply to Phase	V_{BS}	18	V_{DC}
Low Voltage Signal Pins			
Fault, ITRIP SEL, V_{DD} , TRIP L, CL1, G2L, G1L, D1L, V_{DF} , TOP, BOT	-	-0.5 to $V_{DD} + 0.5$	V_{DC}
CL2, TRIP U, G1U, G2U, D1U to Phase	-	-0.5 to $V_{BS} + 0.5$	V_{DC}
High Voltage Pins			
Phase (V_{BS} , V_{OUT} , TRIP U, CL2, G2U, & D1U: 0 -18 Volts Higher Than Phase)	V_{PHASE}	500	V_{DC}
Dynamic High Voltage Rating Phase	dV_{PHASE}/dt	10,000	$V/\mu s$
Power Dissipation And Thermal Characteristics			
Maximum Power Dissipation $T_A = 85^\circ C$	P_o	500	mW
Thermal Resistance Junction To Ambient	$R_{\theta JA}$	75	$^\circ C/W$
Operating Ambient Temperature Range	T_A	-25 to 85	$^\circ C$
Storage Temperature Range	T_S	-40 to 150	$^\circ C$

(1) Care must be taken in the application of V_{BIAS} as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor (R_{ND}). Prolonged high peak currents may result if +15 V_{DC} is applied abruptly and/or if the local bypass capacitor C_{DD} is large. It is suggested that C_{DD} be <10MFD. If it is desirable to switch the 15 V_{DC} source or if a C_{DD} is larger, additional series impedance may be required.

(2) Consult factory for additional package offerings.

Electrical Characteristics ($V_{BIAS} = 15V$, Pulsed <300 μs , $T_J = +25^\circ C$) (3) Unless Otherwise Noted All Parameters Referenced to V_{SS} Except TRIP U, CL2, G1U, D1U, & V_{BS} Referenced to PHASE. D_F : V_{DF} to V_{BS} , C_F : V_{BS} to PHASE.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input Current ($5V < V_{TOP}$, V_{BOT} , $V_{TRIPSEL} < 15V$)	I_{IN}	-	20	30	μA
I_{BIAS} Quiescent Current (All Inputs Low)	I_{BIASL}	-	1.7	2.05	mA
I_{BIAS} Quiescent Current ($V_{OUT} \geq V_{BIAS}$, and All Inputs Low)	I_{BIASH}	-	1.7	2.05	mA
I_{BS} Quiescent Current Bootstrap Supply	I_{BS}	-	875	1000	μA
TOP Threshold Level	V_{TOP}	7	8.0	9	V
BOTTOM Threshold Level	V_{BOT}	7	8.0	9	V
Current Trip Select Threshold Level	$V_{TRIPSEL}$	7	8.0	9	V
Trip Lower and Upper Comparator Threshold Level - Normal ($TRIP SEL = V_{SS}$)	$V_{TRIP L/U_N}$	90	105	125	mV
Trip Lower and Upper Comparator Threshold Level - Boost ($TRIP SEL = V_{DD}$)	$V_{TRIP L/U_B}$	1.1X	1.3X $V_{TRIP L/U_N}$	1.5X	
Under Voltage Lockout Thresholds (V_{DD} & V_{BS})	V_{LOCK}	9.0	10.0	11.5	V
Phase Out of Status Voltage Threshold (PHASE)	V_{OSVT}	5	7.0	9.0	V
Faultbar Impedance at $I_{FBAR} = 1mA$	R_F	500	760	1000	Ω
Upper/Lower Source Impedances ($I_{SOURCE} = 10mA$)	$R_{SO L/U}$	12	17	23	Ω
Upper/Lower Sink Impedances ($I_{SINK} = 10mA$)	$R_{SI L/U}$	8	12	16	Ω
Bootstrap Supply Current Limiting Impedance	R_{BS}	2	3.5	5	Ω
Noise Dropping Resistor Impedance	R_{ND}	6	10	14	Ω
High Voltage Leakage (500V V_{BS} , V_{OUT} , PHASE, TRIP U, CL2, G1U, G2U, & D1U to V_{SS} . All other Pins at V_{SS})	I_{LK}	-	1	3	μA
Miller Clamp Diodes; D1U and D1L ($I_D = 100mA$)	$V_{D1U/L}$	1.05	1.4	1.7	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 10mA$)	$V_{CL2/1-low}$	6.35	6.61	6.85	V
Noise Clamping Zeners; CL2 and CL1 ($I_Z = 100mA$)	$V_{CL2/1-high}$	7.7	8.1	8.7	V
V_{OUT} Limiting Resistance	R_O	2	3.5	5	Ω

(3) Maximum Steady State +15VDC Supply Current = $I_{BIASL} + I_{BS}$

Specifications SP601


Dynamic Functional Characteristics ($T_J = 25^\circ\text{C}$, All Referenced to V_{SS} , Except: TRIP_U, CL2, G1U, G2U, and D1U Referenced to PHASE. D_F: V_{DF} to V_{BS} , C_F: V_{BS} to PHASE)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Refresh One Shot Timer	t_{REF}	200	350	500	μs
Delay Time of Trip I/u Voltage (Itrip sel. low) to G2U/G2L low (50% Overdrive)	t_{OFFTN}	2	3	4	μs
Delay Time of Trip I Voltage (Itrip sel. low) to Faultbar Low	t_{FN}	2	3	4	μs
Delay Time of Phase Out of Status to Faultbar low (TOP high)	t_{OSVF}	0.5	0.7	0.9	μs
Minimum Logic Input Pulse Width: TOP & BOTTOM	t_{MINIW}	0.3	0.43	0.6	μs
Minimum G1U/G1L On Time	t_{ON}	1.6	2.3	3.1	μs
Minimum Pulsed Off Time, G2U/G2L	t_{OFF}	1.3	2.0	3.4	μs
Turn On Delay Time of G1U (BISTATE MODE)	t_{OND}	2.5	3.2	4.5	μs
Turn On Delay Time of G1L (BISTATE MODE)	t_{OND}	2.5	3.2	4.5	μs
Turn On Delay Time of G1U (TRISTATE MODE)	t_{OND}	0.75	1.0	1.5	μs
Turn On Delay Time of G1L (TRISTATE MODE)	t_{OND}	0.75	1.0	1.5	μs
Turn Off Delay Time of G2U and G2L	t_{OFFD}	0.75	1.0	1.45	μs
Minimum Dead Time: G1U off to G1L on, or G1L off to G1U on (BISTATE MODE)	$t_{D.T.}$	1.5	2.5	3.5	μs
Fault Reset Delay to Clear Faultbar	$t_{R.T.}$	3.4	4.5	6.6	μs
Rise time of Upper & Lower Driver (Load = 2000pF)	$t_{R U/L}$	25	50	100	ns
Fall Time of Upper & Lower Driver (Load = 2000pF)	$t_{F U/L}$	25	50	100	ns

Recommended Operating Conditions and Functional Pin Description

(All Voltages Referenced to V_{SS} Unless Otherwise Noted. See Figure 3)

Faultbar	Open Drain Fault Indicator Output
TRIP SELECT	Digital Input Command to Increase TRIP L and U Threshold by 30%
VBIAS	14.5V to 16.5V with 15V nominal, ~1.5mA DC BIAS Current
VDD	C _{DD} to V_{SS}
VSS	COMMON
Trip I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output
CL1	Lower Noise Clamp Zener
G2L & G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)
VDF	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply
VBS	Bootstrap Supply, Normally a Diode Drop Below V_{DD} Voltage with Respect to the Floating PHASE Reference
VOUT	Load Connection Node
Phase	Floating Reference Point for High Side Control Circuitry: V_{BS} , TRIP _U , CL2, G1U, G2U & D1U
Trip U	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive
CL2	Upper Noise Clamp Zener
G2U & G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)
Top	Digital Input to Command the UPPER On
Bot	Digital Input to Command the LOWER On
D1U	Miller Clamp UPPER to V_{BS}
D1L	Miller Clamp LOWER to V_{DD}



TRISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER
 NOTE: BOT switching not relevant.

FIGURE 1 - TIMING DIAGRAM.

TRUTH TABLE

Applicable to Typical Circuit Configuration (Figure 3)

INPUTS						OUTPUTS		
TOP	BOT	TRIP _L	TRIP _U	PHASE	V _{BIAS}	UPPER	LOWER	FAULT BAR
0	0	0	X	X	1	0	0	1
1	1	0	0	1	1	1	0	1
1	1	0	1	1	1	0	0	0
1	1	0	X	0	1	0	0	0
X	X	1	X	X	1	0	0	0
0	1	0	X	X	1	0	1	1
1	0	0	X	X	1	0	0	1
X	X	X	X	X	0	0	0	0

0 = False, 1 = True, X = Do Not Care

SP601




FIGURE 3 - TYPICAL CIRCUIT CONFIGURATION.

LEGEND		
Application Specific	R _{CU}	Upper Gate Charging Resistor
Application Specific	R _{DU}	Upper Gate Discharge Resistor
Application Specific	R _{PU}	Upper Current Pilot Resistor
Application Specific	R _{CL}	Lower Gate Charging Resistor
Application Specific	R _{DL}	Lower Gate Discharging Resistor
Application Specific	R _{PL}	Lower Current Pilot Resistor
3μf @ > 15VDC	C _{DD}	Local LV Filter Capacitor
0.22μf Ceramic X7R @ > 15VDC	C _F	Flying Capacitor for Bootstrap Supply
Harris P/N A114M or Equiv PRV > V _{LINK}	D _F	Flying Diode for Bootstrap Supply

Refer to 'Additional Product Offerings' for information concerning power output devices.

Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of n-channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the V_{OUT} sense detector, verifies the output voltage state is in agreement with the controlled inputs. The $> 11VDC$ floating power supply required to drive the upper rail external power device is created and managed by the HVIC through Cf and Df. This capacitor is refreshed from the V_{DD} supply each time V_{OUT} goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor Cf is automatically refreshed by bringing V_{OUT} low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, Cf would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to I trip select. A FAULT output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of FAULT is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time (trt_{MAX}).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge (R_C) & discharge (R_D) impedance chosen per the load capacitance, frequency of operation, and Di/Dt dependent recovery characteristics of the associated FBDs. R_D should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ($t_{OFF MIN}$).

The selection of over current detection resistors (R_p), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply Df & Cf must be determined. Df must support the worse case system bus voltage and handle the charging currents of Cf. Proper selection should take into consideration T_{rr} and T_{fr} per the desired operating frequency. Proper selection of Cf is a trade off between the minimum t_{ON} time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every $350\mu s$ TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor (C_{dd}) should be sized sufficiently large enough to transfer the charge to Cf without causing a significant droop in V_{DD} . As a rule of thumb it should be at least 10 times larger than Cf and be located adjacent to the V_{DD} and V_{SS} pins to minimize series resistance and inductance.

Refer to application note AN-8829 for more details about module operation and selection of external components.

PRELIMINARY

March 1991

**Intelligent Power™
Half-Bridge 500 VDC Driver**

Features

- 500 Volt Maximum Rating
- Ability to Interface and Drive N-Channel Power Devices
- Floating Bootstrap Power Supply for Upper Rail Drive
- CMOS Schmitt-Triggered Inputs with Hysteresis and Pull-Down
- 100kHz Operation
- Single Low Current Bias Supply Operation Typically 7mA
- Latch-up Immune CMOS Logic
- Peak Drive up to 2.0 Amps
- Gate Drive Switching Time < 150ns Typical


Applications

- High Frequency Switch-Mode Power Supply
- Induction Heating and Welding
- Switch Mode Amplifiers
- AC and DC Motor Drives
- Electronic Lamp Ballasts
- Battery Chargers
- UPS Inverters


Description

The SP605 is a high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

Pinout



Functional Block Diagram



Specifications SP605

Absolute Maximum Ratings

Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to V_{SS} Unless Otherwise Noted.

PARAMETER	SYMBOL	MIN	MAX	UNIT
Floating Supply Voltage (Positive Terminal)	V_B	$V_S - 0.5$	$V_S + 18$	V
Floating Supply Voltage (Common Terminal)	V_S	-	500	V
High Side Channel Output Voltage	V_{HO}	-0.5	$V_B + 0.5$	V
Fixed Supply Voltage	V_{CC}	-0.5	18	V
Low Side Channel Output Voltage	V_{LO}	-0.5	$V_{CC} + 0.5$	V
Logic Supply Voltage	V_{DD}	-0.5	18	V
Logic Input Voltage [HIN, LIN & SD (Shutdown)]	V_{IN}	-0.5	$V_{DD} + 0.5$	V

Recommended DC Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Floating Supply Voltage (Floating Terminal)	V_B	$V_S + 10$	$V_S + 18$	V
High Side Channel Output Voltage (With Respect to V_S)	V_{HO}	10	V_B	V
Fixed Supply Voltage	V_{CC}	10	15	V
Low Side Channel Output Voltage	V_{LO}	0	V_{CC}	V
Logic Supply Voltage	V_{DD}	4	V_{CC}	V
Floating Supply Voltage (Common Terminal)	V_S	-4.0	500	V

Maximum Transient Conditions

PARAMETER	SYMBOL	MAX	UNITS
Offset Supply Operating Transient	dV_S/dt	50	V/ns

Thermal Characteristics

PARAMETER	SYMBOL	MIN	MAX	UNITS
Package Power Dissipation @ +85°C Ambient	P_D	-	500	mW
Thermal Resistance, Junction to Ambient	θ_{JA}	-	75	C/W
Storage Temperature	T_S	-40	150	C
Operating Ambient Temperature	T_A	-25	85	C

Specifications SP605

Static Electrical Characteristics $V_{CC} = (V_B - V_S) = V_{DD} = 15V$, $V_{COM} = V_{SS} = 0$ and $T_A = +25^\circ C$
Unless Otherwise Noted

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Quiescent V_{CC} Current	I_{QCC}	-	7	-	mA
Quiescent V_{BS} Current	I_{QBS}	-	400	-	μA
Quiescent V_{DD} Current	I_{QDD}	-	20	-	μA
Logic Input Bias Current, $V_{IN} = V_{DD}$	I_{IN+}	-	2	10	μA
Logic Input Leakage Current, $V_{IN} = V_{SS}$	I_{IN-}	-	2	10	μA
Logic Input Positive Going Threshold	V_{TH+}	-	8.7	-	V
Logic Input Negative Going Threshold	V_{TH-}	-	7.5	-	V
Undervoltage Positive Going Threshold	$UV+$	-	10.0	-	V
Undervoltage Negative Going Threshold	$UV-$	-	9.5	-	V
Output High Open Circuit Voltage	V_{OUT+}	-	15	-	V
Output Low Open Circuit Voltage	V_{OUT-}	-	0.1	-	V
Output High Short Circuit Current	I_{OUT+}	-	2.0	-	A
Output Low Short Circuit Current	I_{OUT-}	-	2.0	-	A

Dynamic Electrical Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
High Side Channel with 500V VS Offset, $CL = 1000pF$					
High Side Turn-on Propagation Delay	t_{on}	-	100	-	ns
High Side Turn-off Propagation Delay	t_{off}	-	100	-	ns
High Side Turn-on Rise Time	t_r	-	40	-	ns
High Side Turn-off Fall Time	t_f	-	35	-	ns
Low Side Channel, $CL = 1000pF$					
Low Side Turn-on Propagation Delay	t_{on}	-	90	-	ns
Low Side Turn-off Propagation Delay	t_{off}	-	90	-	ns
Low Side Turn-on Rise Time	t_r	-	40	-	ns
Low Side Turn-off Fall Time	t_f	-	35	-	ns

Logic Truth Table

HIN	LIN	UV _L	UV _H	SD	HO	LO	COMMENTS
0	0	0	0	0	0	0	Normal Off
0	1	0	0	0	0	1	Lower On
1	0	0	0	0	1	0	Upper On
1	1	0	0	0	1	1	Both On
X	X	X	X	1	0	0	Chip Disabled
X	1	1	X	X	0	0	V_{CC} UV Lockout
1	1	0	1	0	0	1	V_{BS} UV Lockout

PRELIMINARY

October 1990

Intelligent Power™ Half-Bridge 600 VDC Driver

Features

- 600 Volt Maximum Rating
- Ability to Interface and Drive N-Channel Power Devices
- Floating Bootstrap Power Supply for Upper Rail Drive
- CMOS Schmitt-Triggered Inputs with Hysteresis and Pull-Down
- 1MHz Operation
- Single Low Current Bias Supply Operation Typically 300 μ A
- Latch-up Immune CMOS Logic
- Peak Drive in Excess of 2.0 Amps
- Gate Drive Switching Time < 15ns Typical


Applications

- High Frequency Switch-Mode Power Supply
- Induction Heating and Welding
- Switch Mode Amplifiers
- AC and DC Motor Drives
- Electronic Lamp Ballasts
- Battery Chargers
- UPS Inverters


Description

The SP606 is a high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

Pinout



Functional Block Diagram



Specifications SP606

Absolute Maximum Ratings

Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to V_{SS} Unless Otherwise Noted.

PARAMETER	SYMBOL	MIN	MAX	UNIT
Floating Supply Voltage (Positive Terminal)	V_B	$V_S - 0.5$	$V_S + 18$	V
Floating Supply Voltage (Common Terminal)	V_S	-	600	V
High Side Channel Output Voltage	V_{HO}	-0.5	$V_B + 0.5$	V
Fixed Supply Voltage	V_{CC}	-0.5	18	V
Low Side Channel Output Voltage	V_{LO}	-0.5	$V_{CC} + 0.5$	V
Logic Supply Voltage	V_{DD}	-0.5	18	V
Logic Input Voltage [HIN, LIN & SD (Shutdown)]	V_{IN}	-0.5	$V_{DD} + 0.5$	V

Recommended DC Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Floating Supply Voltage (Floating Terminal)	V_B	$V_S + 10$	$V_S + 18$	V
High Side Channel Output Voltage (With Respect to V_S)	V_{HO}	10	V_B	V
Fixed Supply Voltage	V_{CC}	10	15	V
Low Side Channel Output Voltage	V_{LO}	0	V_{CC}	V
Logic Supply Voltage	V_{DD}	4	V_{CC}	V
Floating Supply Voltage (Common Terminal)	V_S	-4.0	600	V

Maximum Transient Conditions

PARAMETER	SYMBOL	MAX	UNITS
Offset Supply Operating Transient	dV_S/dt	50	V/ns

Thermal Characteristics

PARAMETER	SYMBOL	MIN	MAX	UNITS
Package Power Dissipation @ +85°C Ambient	P_D	-	500	mW
Thermal Resistance, Junction to Ambient	θ_{JA}	-	75	C/W
Storage Temperature	T_S	-40	150	C
Operating Ambient Temperature	T_A	-25	85	C

Specifications SP606

Static Electrical Characteristics $V_{CC} = (V_B - V_S) = V_{DD} = 15V$, $COM = V_{SS} = 0$ and $T_A = +25^\circ C$
Unless Otherwise Noted

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Quiescent V_{CC} Current	I_{QCC}	-	300	-	μA
Quiescent V_{BS} Current	I_{QBS}	-	250	-	μA
Quiescent V_{DD} Current	I_{QDD}	-	20	-	μA
Logic Input Bias Current, $V_{IN} = V_{DD}$	I_{IN+}	-	-	10	μA
Logic Input Leakage Current, $V_{IN} = V_{SS}$	I_{IN-}	-	-	1	μA
Logic Input Positive Going Threshold	V_{TH+}	-	8.0	-	V
Logic Input Negative Going Threshold	V_{TH-}	-	7.0	-	V
Undervoltage Positive Going Threshold	$UV+$	-	9.5	-	V
Undervoltage Negative Going Threshold	$UV-$	-	8.5	-	V
Output High Open Circuit Voltage	V_{OUT+}	-	15	-	V
Output Low Open Circuit Voltage	V_{OUT-}	-	0.1	-	V
Output High Short Circuit Current	I_{OUT+}	-	2.0	-	A
Output Low Short Circuit Current	I_{OUT-}	-	2.0	-	A

Dynamic Electrical Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
High Side Channel with 500V VS Offset, $CL = 1000pF$					
High Side Turn-on Propagation Delay	t_{on}	-	85	-	ns
High Side Turn-off Propagation Delay	t_{off}	-	100	-	ns
High Side Turn-on Rise Time	t_r	-	14	-	ns
High Side Turn-off Fall Time	t_f	-	10	-	ns
Low Side Channel, $CL = 1000pF$					
Low Side Turn-on Propagation Delay	t_{on}	-	55	-	ns
Low Side Turn-off Propagation Delay	t_{off}	-	60	-	ns
Low Side Turn-on Rise Time	t_r	-	14	-	ns
Low Side Turn-off Fall Time	t_f	-	10	-	ns

Logic Truth Table

HIN	LIN	UV _L	UV _H	SD	HO	LO	COMMENTS
0	0	0	0	0	0	0	Normal Off
0	1	0	0	0	0	1	Lower On
1	0	0	0	0	1	0	Upper On
1	1	0	0	0	1	1	Both On
X	X	X	X	1	0	0	Chip Disabled
X	1	1	X	X	0	0	V_{CC} UV Lockout
1	1	0	1	0	0	1	V_{BS} UV Lockout

PRODUCT PREVIEW

March 1991

500 VDC 3 Phase Bridge Driver

Features

- Maximum Rating 500V
- Ability to Interface and Drive N-Channel Power Devices
- Latch-Up Immune CMOS Logic


Applications

- Motor Control
- Compressors
- Heat Pumps
- Air Conditioners
- Appliances
- Industrial Drives


Description

The SP630 is a high voltage integrated circuit (HVIC) optimized to drive MOS gate power devices in 3 phase bridge topologies.

Pinout



Functional Block Diagram



Specifications SP630

Absolute Maximum Ratings

Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to V_{SS} Unless Noted.

PARAMETER	SYMBOL	MIN	MAX	UNIT
High Voltage Bus	V_{HV}	-	500	V
Floating Low Voltage Supplies (With Respect to V_{SX})	V_{BX}	-0.5	18	V
High Side Channel Output Voltage (With Respect to V_{SX})	V_{GX}	-0.5	18	V
Low Voltage Power Supply	V_{BIAS}	-0.5	18	V
Logic Input Voltage (INX, ENABLE)	V_{INX}	-0.5	$V_{BIAS} + 0.5$	
Phase Voltage (With Respect to V_{SS})	V_{SX}	-0.5	V_{HV}	V

Recommended DC Operating Conditions

Full Temperature Range Unless Otherwise Noted, All Voltages Referenced to V_{SS} Unless Noted.

PARAMETER	SYMBOL	MIN	MAX	UNIT
Floating Supply Voltage (With Respect to V_{SX})	V_{BX}	11.5	15	V
High Side Channel Output Voltage (With Respect to V_{SX})	V_{GX}	11.5	15	V
Fixed Supply Voltage	V_{BIAS}	11.5	15	V
Logic Input Voltage (INX, ENABLE)	V_{INX}	0	V_{BIAS}	V

Electrical Characteristics

Maximum Transient Conditions

PARAMETER	SYMBOL	MAX	UNIT
Offset Supply Operating Transient	dV_{SX}/dt	50	V/ns

Thermal Characteristics

PARAMETER	SYMBOL	MIN	MAX	UNIT
Package Power Dissipation At +85°C Ambient	P_D	-	500	mW
Thermal Resistance, Junction to Ambient	θ_{ja}	-	80	°C/W
Storage Temperature	T_S	-40	150	°C
Junction Temperature	T_J	-	125	°C
Operating Ambient Temperature	T_A	-40	85	C

Specifications SP630

Static Electrical Characteristics

$V_{BX} = V_{BIAS} = 15V$, $V_{SS} = 0V$ and $T_A = +25^\circ C$ Unless Otherwise Specified

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply V_{BIAS} Current (All Inputs Low)	I_{BIAS}	-	-	2	mA
Quiescent Bootstrap V_{BX} Current	I_{BX}	-	-	1	mA
Input Resistance	R_{INX}	10	-	-	k Ω
Driver Output Source Impedance	R_{GX}	12	20	25	Ω
Driver Output Sink Impedance	R_{GX}	6	12	18	Ω
Logic Input Positive Going Threshold	V_{TH+}	-	3.0	-	V
Logic Input Negative Going Threshold	V_{TH-}	-	2.0	-	V
Undervoltage Positive Going Threshold	UV+	-	$V_{BIAS} - 1.5$	$V_{BIAS} - 0.75$	
Undervoltage Negative Going Threshold	UV-	7	8.5	-	V
High Voltage Leakage (V_{BX} , V_{GX} , V_{SX} High, All Other Pins at V_{SS})	I_{LEAK}	-	-	5	μA
Output High Open Circuit Voltage (With Respect to V_{SX})	V_{GX+}	-	15	-	V
Output Low Open Circuit Voltage (With Respect to V_{SX})	V_{GX-}	-	0	-	V

Dynamic Electrical Characteristics

$V_{BX} = V_{BIAS} = 15V$, $V_{SS} = 0V$ and $T_A = +25^\circ C$ Unless Otherwise Specified

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
High Side Channel With 500V V_{SX} Offset, $C_L = 2000pF$					
Minimum ON Time Pulse	t_{ON}	220	-	-	ns
Minimum OFF Time Pulse	t_{OFF}	220	-	-	ns
High Side Turn-On Rise Time	t_R	-	105	-	ns
High Side Turn-Off Fall Time	t_F	-	80	-	ns
Peak Output High Short Circuit Current	I_{GX+}	-	-350	-	mA
Peak Output Low Short Circuit Current	I_{GX-}	-	350	-	mA

Functional Description

The SP630 driver easily controls 3 upper power switches (either NIGT or NMOS). Logic level signals from 16V to 4.5V referenced to the negative rail of a bridge inverter control these switches. The SP630 provides a very low cost solution to driving bridge inverters.


The SP630 operates on bus voltages to 500VDC and 3 pins of the 18-pin package are strategically placed to enhance creepage and strike clearances to facilitate layout.

Each upper driver section is under-voltage protected and a single "enable" pin controls all upper drivers. A single 15V bias voltage is required for low side power and bootstrapped high side power.

When a bootstrap capacitor voltage falls below the UV-threshold, that switch is turned off. The inductive nature of the load and connections to the load pull the V_S terminal terminal to common or lower (by one diode drop). This charges the bootstrap capacitor until a voltage approximately one volt lower than V_{CC} is sensed, after which the upper driver is allowed to turn on again. Should the users' PWM frequency and minimum off-time of the upper switch be enough to maintain voltage on the bootstrap capacitor above the VUV threshold, then no forced refreshing will occur.

Since turn-on/turn-off and minimum on/off times are short, it is up to the user to provide sufficient dead-time (also known as underlap time) to avoid cross-conduction.

Guidelines for sizing the bootstrap capacitors which are related to V_{CC} voltage, required gate turn-on charge and PWM frequency can be obtained in Harris application note AN9010, **SP606 High Voltage Half Bridge Driver IC**.



TYPICAL APPLICATION

POWER MOSFETS

12

ULTRA-FAST RECTIFIERS

DATA SHEETS		PAGE
MUR810, MUR815, MUR820 RUR810, RUR815, RUR820	8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-3
MUR840, MUR850, MUR860 RUR840, RUR850, RUR860	8A High-Speed, High-Voltage, High-Efficiency Epitaxial Silicon Rectifiers	12-5
MUR870E/880E/890E/8100E RUR870/880/890/8100	8A Ultrafast Diode With Soft Recovery Characteristic	12-8
MUR1510/1515/1520 RUR1510/1515/1520	15A Ultrafast Diode With Soft Recovery Characteristic	12-11
MUR1540/1550/1560 RUR1540/1550/1560	15A Ultrafast Diode With Soft Recovery Characteristic	12-14
RUR1570, RUR1580 RUR1590, RUR15100	15A Ultrafast Diode With Soft Recovery Characteristic	12-17
RUR3010/3015/3020	30A Ultrafast Diode With Soft Recovery Characteristic	12-20
RUR3040/3050/3060	30A Ultrafast Diode With Soft Recovery Characteristic	12-23
RUR3070/3080/3090/30100	30A Ultrafast Diode With Soft Recovery Characteristic	12-26
RURD810/815/820	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-29
MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT	Dual 8A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-31
MUR3010CT, MUR3015CT, MUR3020CT, RURD1510, RURD1515, RURD1520	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-35
MUR3040CT, MUR3050CT, MUR3060CT, RURD1540, RURD1550, RURD1560	15A Ultrafast Dual Diode With Soft Recovery Characteristic	12-38
RURD1610/1615/1620	Dual 16A High-Speed, High-Efficiency Epitaxial Silicon Rectifiers	12-41
RURD3010/3015/3020	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-43
RURD3040/3050/3060	30A Ultrafast Dual Diode With Soft Recovery Characteristics	12-46

August 1991

Features

- Ultrafast Recovery Time
($t_{rr} < 35\text{ns}$)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications

- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switching Power Supplies


Description

MUR810, MUR815, MUR820 and RUR810, RUR815, RUR820 are low forward voltage drop ultrafast recovery rectifiers ($t_{rr} < 50\text{ns}$). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AC packages.

Package

 TO-220AC
TOP VIEW

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR810 RUR810	MUR815 RUR815	MUR820 RUR820
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink)..... $I_{F(AV)}$	3A	3A	3A
$T_A = 25^\circ\text{C}$ (With Heat Sink)*..... $I_{F(AV)}$	8A	8A	8A
$T_A = 150^\circ\text{C}$ $I_{F(AV)}$	8A	8A	8A
Nonrepetitive Peak Surge Current..... I_{FSM} (8.3ms, 1/2 cycle)	100A	100A	100A
Operating and Storage Temperature..... T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C
Maximum Lead Temperature During Solder..... T_L (At distance > 1/8" (3.17mm) from case or 10s max)	260°C	260°C	260°C

*Wakefield type 295 heat sink with convection cooling.

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR810, RUR810			MUR815, RUR815			MUR820, RUR820			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 8A T _C = +150°C	-	-	0.895	-	-	0.895	-	-	0.895	V
	I _F = 8A T _C = +25°C	-	-	0.975	-	-	0.975	-	-	1	V
I _R @ T _C = +150°C	V _R = 100V	-	-	250	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	250	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	250	μA
I _R @ T _C = +25°C	V _R = 100V	-	-	5	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	5	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	5	μA
t _{rr}	I _F = 1A*	-	-	35	-	-	35	-	-	35	ns
R _{θjc}		-	-	3	-	-	3	-	-	2	°C/W
R _{θja}		-	-	60	-	-	60	-	-	60	°C/W
C _J	V _R = 10V I _F = 0A	-	40	-	-	40	-	-	40	-	pF

*di_F/dt = 40A/μs, I_{RM} (rec) < 1A, I_{RR} = 0.25A.




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

August 1991

Features

- Ultrafast Recovery Time ($t_{rr} < 50\text{ns}$)
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

Applications


- General Purpose
- Power Switching Circuits to 100kHz
- Output Rectification in Switchng Power Supplies

Description

MUR840, MUR850, MUR860 and RUR840, RUR850, RUR860 are low forward voltage drop ultrafast recovery rectifiers ($t_{rr} < 50\text{ns}$). They use a glass-passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high-frequency pulse-width modulated switching regulators. Their low stored charge and attendant fast reverse-recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR840 RUR840	MUR850 RUR850	MUR860 RUR860
Peak Repetitive Reverse Voltage..... V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage, V_{RW}			
DC Blocking Voltage, V_R			
Average Rectified Forward Current $I_{F(AV)}$	8A	8A	8A
Total Device, (Rated V_R), $T_C = 150^\circ\text{C}$			
Peak Repetitive Forward Current I_{FM}	16A	16A	16A
(Rated V_R , Square Wave, 20kHz), $T_C = 150^\circ\text{C}$			
Nonrepetitive Peak Surge Current I_{FSM}	100A	100A	100A
(Surge Applied at Rated Load Conditions Halfwave, Single Phase, 60Hz)			
Operating and Storage Temperature T_{STG}, T_J	-65°C to $+175^\circ\text{C}$	-65°C to $+175^\circ\text{C}$	-65°C to $+175^\circ\text{C}$
Maximum Lead Temperature During Solder T_L	260°C	260°C	260°C
(At distance $> 1/8"$ (3.17mm) from case or 10s max)			

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR840, RUR840			MUR850, RUR850			MUR860, RUR860			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 8A T _C = +150°C	-	-	1.0	-	-	1.2	-	-	1.2	V
	I _F = 8A T _C = +25°C	-	-	1.3	-	-	1.5	-	-	1.5	V
I _R @ T _C = +150°C	V _R = 400V	-	-	500	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	500	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	500	-	μA
I _R @ T _C = +25°C	V _R = 400V	-	-	10	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	10	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	10	-	μA
t _{rr}	I _F = 1A*	-	-	60	-	-	60	-	-	60	ns
	I _F = 0.5**	-	-	50	-	-	50	-	-	50	ns
R _{θjc}		-	-	2	-	-	2	-	-	2	°C/W

*di_F/dt = 50A/μs

**I_R = 1.0A, I_{REC} = 0.25A.




FIGURE 1. TYPICAL FORWARD VOLTAGE (MUR840, RUR840)




FIGURE 2. TYPICAL FORWARD VOLTAGE (MUR850, MUR860, RUR850, AND RUR860)




FIGURE 3. TYPICAL REVERSE LEAKAGE (MUR840, RUR840)




FIGURE 4. TYPICAL REVERSE LEAKAGE (MUR850, MUR860, RUR850, AND RUR860)




FIGURE 5. TYPICAL REVERSE RECOVERY TIME (ALL TYPES)

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 75ns$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

MUR870E, MUR880E, MUR890E, MUR8100E and RUR870, RUR880, RUR890, RUR8100 are ultrafast dual diodes ($t_{rr} < 75ns$) with soft recovery characteristics ($t_a/t_b \approx 0.5$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
TOP VIEW

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ C$)

	MUR870E RUR870	MUR880E RUR880	MUR890E RUR890	MUR8100E RUR8100
Peak Repetitive Reverse Voltage..... V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage..... V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage..... V_R	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated V_R and $T_C = 150^\circ C$)	8A	8A	8A	8A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	16A	16A	16A	16A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1phase 60Hz)	100A	100A	100A	100A
Operating and Storage Temperature..... T_{STG, T_J}	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics At Case Temperature ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS											UNITS	
		MUR870E, RUR870			MUR880E, RUR880			MUR890E, RUR890			MUR8100E, RUR8100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP		MAX
V_F	$I_F = 8\text{A}$ $T_C = +150^\circ\text{C}$			1.50			1.50			1.50			1.50	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$			1.80			1.80			1.80			1.8	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 700\text{V}$			500										μA
	$V_R = 800\text{V}$						500							μA
	$V_R = 900\text{V}$								500					μA
	$V_R = 1000\text{V}$											500		μA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 700\text{V}$			25										μA
	$V_R = 500\text{V}$						25							μA
	$V_R = 600\text{V}$								25					μA
	$V_R = 1000\text{V}$											25		μA
t_{rr}	$I_F = 1\text{A}$			75			75			75			75	ns
	$I_F = 8\text{A}$			100			100			100			100	ns
t_a	$I_F = 1\text{A}$		40			40			40		40			ns
	$I_F = 8\text{A}$		45			45			45		45			ns
t_b	$I_F = 1\text{A}$		20			20			20		20			ns
	$I_F = 8\text{A}$		20			20			20		20			ns
$R_{\theta jc}$				2.0			2.0			2.0			2.0	$^\circ\text{C/W}$
W_{avl}	see Fig. 7&8			20			20			20			20	mj

Definitions

V_F = Instantaneous forward voltage ($p_w = 300\mu\text{s}$, $D = 2\%$).

I_R = Instantaneous reverse current ($p_w = 300\mu\text{s}$, $D = 2\%$).

t_{rr} = Reverse recovery time at $dI_F/dt = 100\text{A}/\mu\text{s}$ (See Figure 2), summation of $t_a + t_b$.

t_a = Time to reach peak reverse current at $dI_F/dt = 100\text{A}/\mu\text{s}$ (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} . (See Figure 2)

$R_{\theta jc}$ = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

p_w = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr} , t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. AVERAGE FORWARD CURRENT vs AVERAGE POWER DISSIPATION




FIGURE 5. AVERAGE FORWARD CURRENT vs CASE TEMPERATURE




FIGURE 6. AVERAGE FORWARD CURRENT vs AMBIENT TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{\text{avi}} = (1/2) Li^2[V_{\text{avi}}/(V_{\text{avi}} - V_{\text{dd}})]$$

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 30\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

MUR1510, MUR1515, MUR1520 and RUR1510, RUR1515, RUR1520 are ultrafast dual diodes ($t_{rr} < 30\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
 TOP VIEW

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR1510 RUR1510	MUR1515 RUR1515	MUR1520 RUR1520
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage..... V_{RWM}	100V	150V	200V
DC Blocking Voltage..... V_R	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated V_F and $T_C = 150^\circ\text{C}$)	15A	15A	15A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_F , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1510, RUR1510			MUR1515, RUR1515			MUR1520, RUR1520			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 15A T _C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I _F = 15A T _C = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
I _R @ T _C = +150°C	V _R = 100V	-	-	500	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	500	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 100V	-	-	10	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	10	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	10	μA
t _{rr}	I _F = 1A	-	-	30	-	-	30	-	-	30	ns
	I _F = 15A	-	-	35	-	-	35	-	-	35	ns
t _a	I _F = 1A	-	18	-	-	18	-	-	18	-	ns
	I _F = 15A	-	20	-	-	20	-	-	20	-	ns
t _b	I _F = 1A	-	9	-	-	9	-	-	9	-	ns
	I _F = 15A	-	10	-	-	10	-	-	10	-	ns
R _{θjc}		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at dI_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{peak} = 1A, L = 40mH, R < 0.1\Omega, W_{avl} = (1/2) Li^2[V_{avl}/(V_{avl}-V_{dd})]$$

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 55\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

MUR1540, MUR1550, MUR1560 and RUR1540, RUR1550, RUR1560 are ultrafast dual diodes ($t_{rr} < 55\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
 TOP VIEW

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR1540 RUR1540	MUR1550 RUR1550	MUR1560 RUR1560
Peak Repetitive Reverse Voltage..... V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage..... V_{RWM}	400V	500V	600V
DC Blocking Voltage..... V_R	400V	500V	600V
Average Rectified Forward Current..... $I_F(AV)$ (Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)	15A	15A	15A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... T_s, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1540, RUR1540			MUR1550, RUR1550			MUR1560, RUR1560			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 15A T _C = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I _F = 15A T _C = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
I _R @ T _C = +150°C	V _R = 400V	-	-	500	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	500	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 400V	-	-	10	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	10	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	10	μA
t _{rr}	I _F = 1A	-	-	55	-	-	55	-	-	55	ns
	I _F = 15A	-	-	60	-	-	60	-	-	60	ns
t _a	I _F = 1A	-	20	-	-	20	-	-	20	-	ns
	I _F = 15A	-	30	-	-	30	-	-	30	-	ns
t _b	I _F = 1A	-	15	-	-	15	-	-	15	-	ns
	I _F = 15A	-	17	-	-	17	-	-	20	-	ns
R _{θjc}		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W _{avl}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{avi} = (1/2) Li^2 [V_{avi}/(V_{avi} - V_{dd})]$$

August 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 100\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

RUR1570, RUR1580, RUR1590, RUR15100 are ultrafast diodes with soft recovery characteristics ($t_{rr} < 100\text{ns}$). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as flywheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
TOP VIEW


Symbol



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RUR1570	RUR1580	RUR1590	RUR15100
Peak Repetitive Reverse Voltage..... V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage..... V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage..... V_R	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_F(AV)$ ($T_C = +141.25^\circ\text{C}$)	15A	15A	15A	15A
Peak Forward Repetitive Current..... I_{FRM} (Square wave 20kHz)	30A	30A	30A	30A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1 phase 60Hz)	200A	200A	200A	200A
Maximum Power Dissipation..... P_D	100W	100W	100W	100W
Operating and Storage Temperature..... T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Specifications RUR1570, RUR1580, RUR1590, RUR15100

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RUR1570			RUR1580			RUR1590			RUR15100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 15\text{A}$ $T_C = +150^\circ\text{C}$	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	$I_F = 15\text{A}$ $T_C = +25^\circ\text{C}$	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.80	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 700\text{V}$	-	-	500	-	-	-	-	-	-	-	-	-	μA
	$V_R = 800\text{V}$	-	-	-	-	-	500	-	-	-	-	-	-	μA
	$V_R = 900\text{V}$	-	-	-	-	-	-	-	500	-	-	-	-	μA
	$V_R = 1000\text{V}$	-	-	-	-	-	-	-	-	-	-	500	-	μA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 700\text{V}$	-	-	100	-	-	-	-	-	-	-	-	-	μA
	$V_R = 800\text{V}$	-	-	-	-	-	100	-	-	-	-	-	-	μA
	$V_R = 900\text{V}$	-	-	-	-	-	-	-	100	-	-	-	-	μA
	$V_R = 1000\text{V}$	-	-	-	-	-	-	-	-	-	-	100	-	μA
t_{rr}	$I_F = 1\text{A}$	-	-	100	-	-	100	-	-	100	-	-	100	ns
	$I_F = 15\text{A}$	-	-	125	-	-	125	-	-	125	-	-	125	ns
t_a	$I_F = 15\text{A}$	-	75	-	-	75	-	-	75	-	-	75	-	ns
t_b	$I_F = 15\text{A}$	-	40	-	-	40	-	-	40	-	-	40	-	ns
$R_{\theta JC}$		-	-	1.5	-	-	1.5	-	-	1.5	-	-	1.5	$^\circ\text{C}/\text{W}$
W_{avl}		-	-	20	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage ($p_w = 300\mu\text{s}$, $D = 2\%$).

I_R = Instantaneous reverse current ($p_w = 300\mu\text{s}$, $D = 2\%$).

t_{rr} = Reverse recovery time at $dI_F/dt = 100\text{A}/\mu\text{s}$,
summation of t_a & t_b .

t_a = Time to reach peak reverse current at $dI_F/dt = 100\text{A}/\mu\text{s}$
(See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM} . (See Figure 2)

$R_{\theta JC}$ = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

p_w = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr} , t_a AND t_b

MUR1570, MUR1580, MUR1590, MUR15100




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE




FIGURE 5. TYPICAL t_{tr} , t_a AND t_b CURVES vs FORWARD CURRENT




FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. AVALANCHE CURRENT & VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{avl} = (1/2) L I_L^2 [V_{avl}/(V_{avl} - V_{dd})]$$

Q1 and Q2 are 1000V MOSFETs

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 45\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

RUR3010, RUR3015, RUR3020 are ultrafast diodes ($t_{rr} < 45\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
TOP VIEW

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RUR3010	RUR3015	RUR3020
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage..... V_{RWM}	100V	150V	200V
DC Blocking Voltage..... V_R	100V	150V	200V
Average Rectified Forward Current..... $I_F(AV)$ (Total device forward current at rated V_F and $T_C = 150^\circ\text{C}$)	30A	30A	30A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_F , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge Applied at rated load condition halfwave 1 phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RUR3010 LIMITS			RUR3015 LIMITS			RUR3020 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 30A T _C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I _F = 30A T _C = +25°C	-	-	1.00	-	-	1.00	-	-	1.00	V
I _R @ T _C = +150°C	V _R = 100V	-	-	500	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	500	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 100V	-	-	30	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	30	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	30	μA
t _{rr}	I _F = 1A	-	-	45	-	-	45	-	-	45	ns
	I _F = 30A	-	-	50	-	-	50	-	-	50	ns
t _a	I _F = 1A	-	24	-	-	24	-	-	24	-	ns
	I _F = 30A	-	28	-	-	28	-	-	28	-	ns
t _b	I _F = 1A	-	17	-	-	17	-	-	17	-	ns
	I _F = 30A	-	20	-	-	20	-	-	20	-	ns
R _{θjc}		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b

V₁ amplitude controls I_F
 V₂ amplitude controls di_F/dt
 L₁ = self inductance of R₄




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avi}} = (1/2) Li^2[V_{\text{avi}}/(V_{\text{avi}} - V_{\text{Dd}})]$$

**30A Ultrafast Diode With
Soft Recovery Characteristic**

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 55\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

Applications


- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

RUR3040, RUR3050, RUR3060 are ultrafast diodes ($t_{rr} < 55\text{ns}$) with soft recovery characteristics ($t_g/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RUR3040	RUR3050	RUR3060
Peak Repetitive Reverse Voltage..... V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage..... V_{RWM}	400V	500V	600V
DC Blocking Voltage..... V_R	400V	500V	600V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)	30A	30A	30A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge Applied at rated load condition halfwave 1 phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... T_{STG, T_J}	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

RUR3040, RUR3050, RUR3060

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RUR3040 LIMITS			RUR3050 LIMITS			RUR3060 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 30A T _C = +150°C	-	-	1.30	-	-	1.30	-	-	1.30	V
	I _F = 30A T _C = +25°C	-	-	1.50	-	-	1.50	-	-	1.50	V
I _R @ T _C = +150°C	V _R = 400V	-	-	1	-	-	-	-	-	-	mA
	V _R = 500V	-	-	-	-	-	1	-	-	-	mA
	V _R = 600V	-	-	-	-	-	-	-	-	1	mA
I _R @ T _C = +25°C	V _R = 400V	-	-	30	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	30	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	30	μA
t _{rr}	I _F = 1A	-	-	55	-	-	55	-	-	55	ns
	I _F = 30A	-	-	60	-	-	60	-	-	60	ns
t _a	I _F = 1A	-	20	-	-	20	-	-	20	-	ns
	I _F = 30A	-	38	-	-	38	-	-	38	-	ns
t _b	I _F = 1A	-	15	-	-	15	-	-	15	-	ns
	I _F = 30A	-	20	-	-	20	-	-	20	-	ns
R _{θjc}		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) L I^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$




FIGURE 8. CURRENT VOLTAGE WAVEFORM

August 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 110\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 1000V
- Avalanche Energy Rated
- Planar Construction

Applications

- Switching Power Supply
- Power Switching Circuits
- General Purpose


Description

RUR3070, RUR3080, RUR3090, RUR30100 are ultrafast diodes with soft recovery characteristics ($t_{rr} < 110\text{ns}$). They have a low forward voltage drop and are silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as flywheel/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-220AC packages.

Package

 TO-220AC
TOP VIEW


Symbol



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RUR3070	RUR3080	RUR3090	RUR30100
Peak Repetitive Reverse Voltage..... V_{RRM}	700V	800V	900V	1000V
Working Peak Reverse Voltage..... V_{RWM}	700V	800V	900V	1000V
DC Blocking Voltage..... V_R	700V	800V	900V	1000V
Average Rectified Forward Current..... $I_{F(AV)}$ ($T_C = +121^\circ\text{C}$)	30A	30A	30A	30A
Peak Forward Repetitive Current..... I_{FRM} (Square wave 20kHz)	60A	60A	60A	60A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1 phase 60Hz)	300A	300A	300A	300A
Maximum Power Dissipation..... P_D	125W	125W	125W	125W
Operating and Storage Temperature..... T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS												UNITS
		RUR3070			RUR3080			RUR3090			RUR30100			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 30A T _C = +150°C	-	-	1.50	-	-	1.50	-	-	1.50	-	-	1.50	V
	I _F = 30A T _C = +25°C	-	-	1.80	-	-	1.80	-	-	1.80	-	-	1.8	V
I _R @ T _C = +150°C	V _R = 700V	-	-	1	-	-	-	-	-	-	-	-	-	mA
	V _R = 800V	-	-	-	-	-	1	-	-	-	-	-	-	mA
	V _R = 900V	-	-	-	-	-	-	-	1	-	-	-	-	mA
	V _R = 1000V	-	-	-	-	-	-	-	-	-	-	1	-	mA
I _R @ T _C = +25°C	V _R = 700V	-	-	100	-	-	-	-	-	-	-	-	-	μA
	V _R = 800V	-	-	-	-	-	100	-	-	-	-	-	-	μA
	V _R = 900V	-	-	-	-	-	-	-	100	-	-	-	-	μA
	V _R = 1000V	-	-	-	-	-	-	-	-	-	-	100	-	μA
t _{rr}	I _F = 1A	-	-	110	-	-	110	-	-	110	-	-	110	ns
	I _F = 30A	-	-	150	-	-	150	-	-	150	-	-	150	ns
t _a	I _F = 30A	-	90	-	-	90	-	-	90	-	-	90	-	ns
t _b	I _F = 30A	-	45	-	-	45	-	-	45	-	-	45	-	ns
R _{θJC}		-	-	1.2	-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W _{avl}		-	-	20	-	-	20	-	-	20	-	-	20	mJ

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs, summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).


t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θJC} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.



V₁ amplitude controls I_F
V₂ amplitude controls di/dt
L₁ = self inductance of R₄

$$t_1 > 5 t_a (\text{max})$$

$$t_2 > t_{rr}$$

$$t_3 > 0$$

$$\frac{L_1}{R_4} \leq \frac{t_a (\text{min})}{10}$$

FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE




FIGURE 5. TYPICAL t_{rr} , t_a AND t_b CURVES vs FORWARD CURRENT




FIGURE 6. CURRENT DERATING CURVE FOR ALL TYPES




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. AVALANCHE CURRENT & VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) L I_L^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$

Q1 and Q2 are 1000V MOSFETs

**Dual 8A High-Speed, High-Efficiency
Epitaxial Silicon Rectifiers**

August 1991

Features

- Ultrafast Recovery Time ($t_{rr} < 35\text{ns}$)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications



- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

The RURD810, RURD815, RURD820 are low forward voltage drop ultrafast rectifiers ($t_{rr} < 35\text{ns}$). They use a glass passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AB plastic packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RURD810	RURD815	RURD820
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink) $I_{F(AV)}$	3A	3A	3A
$T_A = 25^\circ\text{C}$ (With Heat Sink)* $I_{F(AV)}$	8A	8A	8A
$T_A = 125^\circ\text{C}$ $I_{F(AV)}$	8A	8A	8A
Nonrepetitive Peak Surge Current I_{FSM} (8.3ms, 1/2 cycle)	100A	100A	100A
Operating and Storage Temperature T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C
Maximum Lead Temperature During Solder T_L (At distance > 1/8" (3.17mm) from case or 10s max)	260°C	260°C	260°C

*Wakefield type 295 heat sink with convection cooling.

Specifications RURD810, RURD815, RURD820

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD810			RURD815			RURD820			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 8\text{A}$ $T_C = +100^\circ\text{C}$	-	-	0.89	-	-	0.89	-	-	0.94	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.95	-	-	0.95	-	-	1	V
$I_R @$ $T_C = +100^\circ\text{C}$	$V_R = 100\text{V}$	-	-	400	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	400	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	400	μA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	5	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	5	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	5	μA
t_{rr}	$I_F = 8\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
$R_{\theta jc}$		-	-	2.25	-	-	2.25	-	-	2.25	$^\circ\text{C}/\text{W}$
$R_{\theta ja}$		-	-	60	-	-	60	-	-	60	$^\circ\text{C}/\text{W}$
C_J	$V_R = 10\text{V}$ $I_F = 0\text{A}$	-	40	-	-	40	-	-	40	-	pF

* $di_F/dt = 40\text{A}/\mu\text{s}$, $I_{RM}(\text{rec}) < 1\text{A}$, $I_{RR} = 0.25\text{A}$.




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

August 1991

Features

- Ultrafast Recovery Time ($t_{rr} < 35\text{ns}$)
- Low Forward Voltage
- Low Thermal Resistance
- Hard Glass Passivation
- Wire-Bonded Construction

Applications



- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

The MUR1610CT, MUR1615CT, MUR1620CT, RUR1610CT, RUR1615CT, RUR1620CT are low forward voltage drop ultrafast rectifiers ($t_{rr} < 35\text{ns}$). They use a glass passivated ion-implanted, epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-220AB plastic packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR1610CT RUR1610CT	MUR1615CT RUR1615CT	MUR1620CT RUR1620CT
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage..... V_{RWM}	100V	150V	200V
DC Blocking Voltage..... V_R	100V	150V	200V
Average Rectified Forward Current (Per Leg)..... $I_{F(AV)}$	8A	8A	8A
(Total device, (Rated V_R), $T_C = 150^\circ\text{C}$	16A	16A	16A
Peak Forward Repetitive Current (Per Diode Leg)..... I_{FRM}	16A	16A	16A
(Rated V_R , Square Wave, 20kHz), $T_C = 150^\circ\text{C}$			
Nonrepetitive Peak Surge Current..... I_{FSM}	100A	100A	100A
(Surge applied at rated load condition halfwave, single phase, 60Hz)			
Operating and Storage Temperature..... T_{STG}, T_J	-65°C to +175°C	-65°C to +175°C	-65°C to +175°C
Maximum Lead Temperature During Soldering..... T_L	260°C	260°C	260°C
(At distance > 1/8" (3.17mm) from case for 10s max)			

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR1610CT, RUR1610CT			MUR1615CT, RUR1615CT			MUR1620CT, RUR1620CT			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 8\text{A}$ $T_C = +150^\circ\text{C}$	-	-	0.895	-	-	0.895	-	-	0.895	V
	$I_F = 8\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.975	-	-	0.975	-	-	1	V
$I_R @$ $T_C = +150^\circ\text{C}$	$V_R = 100\text{V}$	-	-	250	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	250	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	250	μA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	5	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	5	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	5	μA
t_{rr}	$I_F = 1\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
	$I_F = 0.5^{**}$	-	-	25	-	-	25	-	-	25	ns
$R_{\theta jc}$		-	-	3	-	-	3	-	-	3	$^\circ\text{C/W}$

* $di_F/dt = 50\text{A}/\mu\text{s}$ ** $I_R = 1.0\text{A}$, $I_{REC} = 0.25\text{A}$.

MUR1610CT, MUR1615CT, RUR1610CT, RUR1615CT




FIGURE 1. TYPICAL FORWARD VOLTAGE (PER LEG)




FIGURE 2. TYPICAL REVERSE CURRENT (PER LEG*)




FIGURE 3. CURRENT DERATING CASE (PER LEG)

MUR1610CT, MUR1615CT, RUR1610CT, RUR1615CT (CONTINUED)




FIGURE 4. CURRENT DERATING, AMBIENT (PER LEG)




FIGURE 5. POWER DISSIPATION (PER LEG)

MUR1620CT, RUR1620CT




FIGURE 6. TYPICAL FORWARD VOLTAGE (PER LEG)




FIGURE 7. TYPICAL REVERSE CURRENT (PER LEG)*




FIGURE 8. CURRENT DERATING, CASE (PER LEG)

12
ULTRA-FAST
RECTIFIERS

MUR1620CT, RUR1620CT (CONTINUED)




FIGURE 9. CURRENT DERATING AMBIENT (PER LEG)




FIGURE 10. POWER DISSIPATION (PER LEG)




FIGURE 11. THERMAL RESPONSE




FIGURE 12. TYPICAL CAPACITANCE (PER LEG)

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 30\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

Applications



- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

MUR3010CT, MUR3015CT, MUR3020CT and RURD1510, RURD1515, RURD1520 are ultrafast dual diodes ($t_{rr} < 30\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR3010CT RURD1510	MUR3015CT RURD1515	MUR3020CT RURD1520
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage..... V_{RWM}	100V	150V	200V
DC Blocking Voltage..... V_R	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)	15A	15A	15A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	30A	30A	30A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1phase 60Hz)	200A	200A	200A
Operating and Storage Temperature..... T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3010CT, RURD1510			MUR3015CT, RURD1515			MUR3020CT, RURD1520			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 15A T _C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I _F = 15A T _C = +25°C	-	-	1.05	-	-	1.05	-	-	1.05	V
I _R @ T _C = +150°C	V _R = 100V	-	-	500	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	500	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 100V	-	-	10	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	10	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	10	μA
t _{rr}	I _F = 1A	-	-	30	-	-	30	-	-	30	ns
	I _F = 15A	-	-	35	-	-	35	-	-	35	ns
t _a	I _F = 1A	-	18	-	-	18	-	-	18	-	ns
	I _F = 15A	-	20	-	-	20	-	-	20	-	ns
t _b	I _F = 1A	-	9	-	-	9	-	-	9	-	ns
	I _F = 15A	-	10	-	-	10	-	-	10	-	ns
R _{θjc}		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at dI_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at dI_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{avl}} = (1/2) Li^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$




FIGURE 8. CURRENT VOLTAGE WAVEFORM

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 55\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

Applications



- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

MUR3040CT, MUR3050CT, MUR3060CT and RURD1540, RURD1550, RURD1560 are ultrafast dual diodes ($t_{rr} < 55\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	MUR3040CT RURD1540	MUR3050CT RURD1550	MUR3060CT RURD1560
Peak Repetitive Reverse Voltage	400V	500V	600V
Working Peak Reverse Voltage	400V	500V	600V
DC Blocking Voltage	400V	500V	600V
Average Rectified Forward Current	15A	15A	15A
(Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)			
Peak Forward Repetitive Current	30A	30A	30A
(Rated V_R , square wave 20kHz)			
Nonrepetitive Peak Surge Current	200A	200A	200A
(Surge applied at rated load condition halfwave 1phase 60Hz)			
Operating and Storage Temperature	T_{STG}, T_J -55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		MUR3040CT, RURD1540			MUR3050CT, RURD1550			MUR3060CT, RURD1560			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 15A T _C = +150°C	-	-	1.12	-	-	1.20	-	-	1.20	V
	I _F = 15A T _C = +25°C	-	-	1.25	-	-	1.50	-	-	1.50	V
I _R @ T _C = +150°C	V _R = 400V	-	-	500	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	500	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 400V	-	-	10	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	10	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	10	μA
t _{rr}	I _F = 1A	-	-	55	-	-	55	-	-	55	ns
	I _F = 15A	-	-	60	-	-	60	-	-	60	ns
t _a	I _F = 1A	-	20	-	-	20	-	-	20	-	ns
	I _F = 15A	-	30	-	-	30	-	-	30	-	ns
t _b	I _F = 1A	-	15	-	-	15	-	-	15	-	ns
	I _F = 15A	-	17	-	-	17	-	-	20	-	ns
R _{θjc}		-	-	1.5	-	-	1.5	-	-	1.5	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1\text{A}, L = 40\text{mH}, R < 0.1\Omega, W_{\text{av1}} = (1/2) L I^2 [V_{\text{av1}} / (V_{\text{av1}} - V_{\text{dd}})]$$

**Dual 16A High-Speed, High-Efficiency
 Epitaxial Silicon Rectifiers**

August 1991

Features

- Ultrafast Recovery Time ($t_{rr} < 35\text{ns}$)
- Low Forward Voltage
- Low Thermal Resistance
- Planar Design
- Wire-Bonded Construction

Applications



- General Purpose
- Power Switching Circuits to 100kHz
- Full-Wave Rectification

Description

The RURD1610, RURD1615, RURD1620 are low forward voltage drop ultrafast rectifiers ($t_{rr} < 35\text{ns}$). They use an ion-implanted planar epitaxial construction.

These devices are intended for use as output rectifiers and flywheel diodes in a variety of high frequency pulse width modulated and switching regulators. Their low stored charge and attendant fast reverse recovery behavior minimize electrical noise generation and in many circuits markedly reduce the turn-on dissipation of the associated power switching transistors.

All are supplied in TO-204AA hermetic packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RURD1610	RURD1615	RURD1620
Peak Repetitive Reverse Voltage	V _{RRM} 100V	150V	200V
Average Rectified Forward Current			
$T_A = 25^\circ\text{C}$ (No Heat Sink)	I _{F(AV)} 6A	6A	6A
$T_A = 25^\circ\text{C}$ (With Heat Sink)*	I _{F(AV)} 16A	16A	16A
$T_C = 125^\circ\text{C}$	I _{F(AV)} 16A	16A	16A
Nonrepetitive Peak Surge Current	I _{FSM} 275A	275A	275A
(8.3ms, 1/2 cycle)			
Thermal Resistance Junction-to-Case	R _{θJC} 1.5°C/W	1.5°C/W	1.5°C/W
Thermal Resistance Junction-to-Case (Total)	R _{θJC} 1.2°C/W	1.2°C/W	1.2°C/W
Thermal Resistance Junction-to-Ambient	R _{θJA} 30°C/W	30°C/W	30°C/W
Operating and Storage Temperature	T _{STG, TJ} -55°C to +150°C	-55°C to +150°C	-55°C to +150°C
Maximum Lead Temperature During Solder	T _L 260°C	260°C	260°C
(At distance > 1/8" (3.17mm) from case or 10s max)			

*Wakefield type 621 heat sink with convection cooling.

12
**ULTRA-FAST
RECTIFIERS**

Specifications RURD1610, RURD1615, RURD1620

Electrical Characteristics ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	LIMITS									UNITS
		RURD1610			RURD1615			RURD1620			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_F	$I_F = 16\text{A}$ $T_C = +125^\circ\text{C}$	-	-	0.83	-	-	0.83	-	-	0.88	V
	$I_F = 16\text{A}$ $T_C = +25^\circ\text{C}$	-	-	0.95	-	-	0.95	-	-	1	V
$I_R @$ $T_C = +100^\circ\text{C}$	$V_R = 100\text{V}$	-	-	1.5	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	1.5	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	1.5	μA
$I_R @$ $T_C = +25^\circ\text{C}$	$V_R = 100\text{V}$	-	-	15	-	-	-	-	-	-	μA
	$V_R = 150\text{V}$	-	-	-	-	-	15	-	-	-	μA
	$V_R = 200\text{V}$	-	-	-	-	-	-	-	-	15	μA
t_{rr}	$I_F = 4\text{A}^*$	-	-	35	-	-	35	-	-	35	ns
$R_{\theta jc}$		-	-	1.5	-	-	1.5	-	-	1.5	$^\circ\text{C}/\text{W}$
$R_{\theta ja}$		-	-	30	-	-	30	-	-	30	$^\circ\text{C}/\text{W}$
C_J	$V_R = 10\text{V}$ $I_F = 0\text{A}$	-	80	-	-	80	-	80	-	-	pF

* $di_F/dt = 40\text{A}/\mu\text{s}$, $I_{RM}(\text{rec}) < 1\text{A}$, $I_{RR} = 0.25\text{A}$.




FIGURE 1. PEAK SURGE FORWARD CURRENT vs SURGE DURATION




FIGURE 2. THERMAL IMPEDANCE vs PULSE WIDTH (PER JUNCTION)




FIGURE 3. TYPICAL FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 4. TYPICAL REVERSE CURRENT vs VOLTAGE

**30A Ultrafast Dual Diode
With Soft Recovery Characteristic**

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 45\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 200V
- Avalanche Energy Rated

Applications



- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

RURD3010, RURD3015, RURD3020 are ultrafast dual diodes ($t_{rr} < 45\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RURD3010	RURD3015	RURD3040
Peak Repetitive Reverse Voltage..... V_{RRM}	100V	150V	200V
Working Peak Reverse Voltage..... V_{RWM}	100V	150V	200V
DC Blocking Voltage..... V_R	100V	150V	200V
Average Rectified Forward Current..... $I_{F(AV)}$ (Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)	30A	30A	30A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge Applied at rated load condition halfwave 1 phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

12
**ULTRA-FAST
RECTIFIERS**

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RUR3010 LIMITS			RUR3015 LIMITS			RUR3020 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 30A T _C = +150°C	-	-	0.85	-	-	0.85	-	-	0.85	V
	I _F = 30A T _C = +25°C	-	-	1.00	-	-	1.00	-	-	1.00	V
I _R @ T _C = +150°C	V _R = 100V	-	-	500	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	500	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	500	μA
I _R @ T _C = +25°C	V _R = 100V	-	-	30	-	-	-	-	-	-	μA
	V _R = 150V	-	-	-	-	-	30	-	-	-	μA
	V _R = 200V	-	-	-	-	-	-	-	-	30	μA
t _{rr}	I _F = 1A	-	-	45	-	-	45	-	-	45	ns
	I _F = 30A	-	-	50	-	-	50	-	-	50	ns
t _a	I _F = 1A	-	24	-	-	24	-	-	24	-	ns
	I _F = 30A	-	28	-	-	28	-	-	28	-	ns
t _b	I _F = 1A	-	17	-	-	17	-	-	17	-	ns
	I _F = 30A	-	20	-	-	20	-	-	20	-	ns
R _{θjc}		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W _{avl}	see Fig. 7 & 8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40mH, R < 0.1\Omega, W_{\text{avl}} = (1/2) L I^2 [V_{\text{avl}} / (V_{\text{avl}} - V_{\text{dd}})]$$

30A Ultrafast Dual Diode
With Soft Recovery Characteristic

May 1991

Features

- Ultrafast with Soft Recovery Characteristic ($t_{rr} < 55\text{ns}$)
- +175°C Rated Junction Temperature
- Reverse Voltage Up to 600V
- Avalanche Energy Rated

Applications



- Switching Power Supply
- Power Switching Circuits
- General Purpose

Description

RURD3040, RURD3050, RURD3060 are ultrafast dual diodes ($t_{rr} < 55\text{ns}$) with soft recovery characteristics ($t_a/t_b \approx 1$). They have a low forward voltage drop and are of planar, silicon nitride passivated, ion-implanted, epitaxial construction.

These devices are intended for use as energy steering/clamping diodes and rectifiers in a variety of switching power supplies and other power switching applications. Their low stored charge and ultrafast recovery with soft recovery characteristics minimizes ringing and electrical noise in many power switching circuits thus reducing power loss in the switching transistor.

All are supplied in TO-218AC packages.

Package

Symbol

Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$)

	RURD3040	RURD3050	RURD3060
Peak Repetitive Reverse Voltage..... V_{RRM}	400V	500V	600V
Working Peak Reverse Voltage..... V_{RWM}	400V	500V	600V
DC Blocking Voltage..... V_R	400V	500V	600V
Average Rectified Forward Current..... $I_F(AV)$ (Total device forward current at rated V_R and $T_C = 150^\circ\text{C}$)	30A	30A	30A
Peak Forward Repetitive Current..... I_{FRM} (Rated V_R , square wave 20kHz)	70A	70A	70A
Nonrepetitive Peak Surge Current..... I_{FSM} (Surge applied at rated load condition halfwave 1 phase 60Hz)	325A	325A	325A
Operating and Storage Temperature..... T_{STG}, T_J	-55°C to +175°C	-55°C to +175°C	-55°C to +175°C

Electrical Characteristics (T_C = +25°C) Unless Otherwise Specified.

SYMBOL	TEST CONDITION	RURD3040 LIMITS			RURD3050 LIMITS			RURD3060 LIMITS			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _F	I _F = 30A T _C = +150°C	-	-	1.30	-	-	1.30	-	-	1.30	V
	I _F = 30A T _C = +25°C	-	-	1.50	-	-	1.50	-	-	1.50	V
I _R @ T _C = +150°C	V _R = 400V	-	-	1	-	-	-	-	-	-	mA
	V _R = 500V	-	-	-	-	-	1	-	-	-	mA
	V _R = 600V	-	-	-	-	-	-	-	-	1	mA
I _R @ T _C = +25°C	V _R = 400V	-	-	30	-	-	-	-	-	-	μA
	V _R = 500V	-	-	-	-	-	30	-	-	-	μA
	V _R = 600V	-	-	-	-	-	-	-	-	30	μA
t _{rr}	I _F = 1A	-	-	55	-	-	55	-	-	55	ns
	I _F = 30A	-	-	60	-	-	60	-	-	60	ns
t _a	I _F = 1A	-	20	-	-	20	-	-	20	-	ns
	I _F = 30A	-	38	-	-	38	-	-	38	-	ns
t _b	I _F = 1A	-	15	-	-	15	-	-	15	-	ns
	I _F = 30A	-	20	-	-	20	-	-	20	-	ns
R _{θjc}		-	-	1.2	-	-	1.2	-	-	1.2	°C/W
W _{avl}	see Fig. 7&8	-	-	20	-	-	20	-	-	20	mj

Definitions

V_F = Instantaneous forward voltage (pw = 300μs, D = 2%).

I_R = Instantaneous reverse current (pw = 300μs, D = 2%).

t_{rr} = Reverse recovery time at di_F/dt = 100A/μs (See Figure 2), summation of t_a + t_b.

t_a = Time to reach peak reverse current at di_F/dt = 100A/μs (See Figure 2).

t_b = Time from peak I_{RM} to projected zero crossing of I_{RM} based on a straight line from peak I_{RM} through 25% of I_{RM}. (See Figure 2)

R_{θjc} = Thermal resistance junction to case.

W_{avl} = Controlled avalanche energy (See Figures 7 & 8).

pw = pulse width.

D = duty cycle.




FIGURE 1. t_{rr} TEST CIRCUIT




FIGURE 2. DEFINITIONS OF t_{rr}, t_a AND t_b




FIGURE 3. FORWARD VOLTAGE vs FORWARD CURRENT CHARACTERISTIC




FIGURE 4. REVERSE VOLTAGE vs REVERSE CURRENT CHARACTERISTIC




FIGURE 5. TYPICAL t_{rr} , t_a , t_b vs FORWARD CURRENT




FIGURE 6. TYPICAL CURRENT DERATING CURVE w.r.t. CASE TEMPERATURE




FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT




FIGURE 8. CURRENT VOLTAGE WAVEFORM

$$I_{L\text{peak}} = 1A, L = 40\text{mH}, R < 0.1\Omega, W_{av1} = (1/2) LI^2[V_{av1}/(V_{av1}-V_{dd})]$$

POWER MOSFETS

13

APPLICATION NOTES

	PAGE
AN7244.1 Understanding Power MOSFETs	13-3
AN7254.1 Switching Waveforms of the L ² FET: A 5V Gate-Drive Power MOSFET	13-7
AN7260.1 Power MOSFET Switching Waveforms: A New Insight	13-14
AN7332.1 The Application of Conductivity-Modulated Field-Effect Transistors	13-21
AN8602.1 The COMFET - A New High Conductance MOS-Gated Device	13-26
AN8603.1 Improved COMFETs with Fast Switching Speed and High-Current Capability	13-29
AN8610.1 Spicing-Up SPICE II Software For Power MOSFET Modeling	13-32
AN8829.1 SP600 and SP601 An HVIC MOSFET/IGT Driver For Half-Bridge Topologies	13-39
AN9010.1 SP606 High Voltage (600VDC) Half Bridge Driver IC	13-46
AN9105.1 HVIC/IGBT Half Bridge Converter Evaluation Circuit	13-50

APPNOTE

AN7244.1 August 1991

Harris Power MOSFETs

UNDERSTANDING POWER MOSFETs

Author: Tom McNulty

Power MOSFETs (Metal Oxide Semiconductor, Field-Effect Transistors) differ from bipolar transistors in operating principles, specifications, and performance. In fact, the performance characteristics of MOSFETs are generally superior to those of bipolar transistors: significantly faster switching time, simpler drive circuitry, the absence of a second-breakdown failure mechanism, the ability to be paralleled, and stable gain and response time over a wide temperature range. This Note provides a basic explanation of general MOSFET characteristics, and a more thorough discussion of structure, thermal characteristics, gate parameters, operating frequency, output characteristics, and drive requirements.

General Characteristics

A conventional n-p-n bipolar power transistor is a current-driven device whose three terminals (base, emitter, and collector) are connected to the body by silicon contacts. Bipolar transistors are described as minority-carrier devices in which injected minority carriers recombine with majority carriers. A drawback of recombination is that it limits the device's operating speed. And because of its current-driven base-emitter input, a bipolar transistor presents a low-impedance load to its driving circuit. In most power circuits, this low-impedance input requires somewhat complex drive circuitry.

By contrast, a power MOSFET is a voltage-driven device whose gate terminal, Fig. 1(a), is electrically isolated from its silicon body by a thin layer of silicon dioxide (SiO_2). As a majority-carrier semiconductor, the MOSFET operates at much higher speed than its bipolar counterpart because there is no charge-storage mechanism. A positive voltage applied to the gate of an n-type MOSFET creates an electric field in the channel region beneath the gate; that is, the electric charge on the gate causes the p-region beneath the gate to convert to an n-type region, as shown in Fig. 1(b). This conversion, called the surface-inversion phenomenon, allows current to flow between the drain and source through an n-type material. In effect, the MOSFET ceases to be an n-p-n device when in this state. The region between the drain and source can be represented as a resistor, although it does not behave linearly, as a conventional resistor would. Because of this surface-inversion phenomenon, then, the operation of a MOSFET is entirely different from that of a bipolar transistor, which always retains its n-p-n character.

By virtue of its electrically-isolated gate, a MOSFET is described as a high-input impedance, voltage-controlled device, whereas a bipolar transistor is a low-input-impedance, current-controlled device. As a majority-carrier semiconductor, a MOSFET stores no charge, and so can switch faster than a bipolar device. Majority-carrier semiconductors also tend to slow down as temperature

increases. This effect, brought about by another phenomenon called carrier mobility (where mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) makes a MOSFET more resistive at elevated temperatures, and much more immune to the thermal-runaway problem experienced by bipolar devices.

A useful byproduct of the MOSFET process is the internal parasitic diode formed between source and drain, Fig. 1(c). (There is no equivalent for this diode in a bipolar transistor other than in a bipolar darlington transistor.) Its characteristics make it useful as a clamp diode in inductive-load switching.






Fig. 1 - The MOSFET, a voltage-controlled device with an electrically isolated gate, uses majority carriers to move current from source to drain (a). The key to MOSFET operation is the creation of the inversion channel beneath the gate when an electric charge is applied to the gate (b). Because of the MOSFET's construction, an integral diode is formed on the device (c), and the designer can use this diode for a number of circuit functions.

Application Note 7244.1

Structure

Harris Power MOSFETs are manufactured using a vertical double-diffused process, called VDMOS or simply DMOS. A DMOS MOSFET is a single silicon chip structured with a large number of closely packed, hexagonal cells. The number of cells varies according to the dimensions of the chip. For example, a 120-mil² chip contains about 5,000 cells; a 240-mil² chip has more than 25,000 cells.

One of the aims of multiple-cells construction is to minimize the MOSFET parameter $r_{DS(on)}$, or resistance from drain to source, when the device is in the on-state. When $r_{DS(on)}$ is minimized, the device provides superior power-switching performance because the voltage drop from drain to source is also minimized for a given value of drain-to-source current.

Since the path between drain and source is essentially resistive, because of the surface-inversion phenomenon, each cell in the device can be assumed to contribute an amount, R_n , to the total resistance. An individual cell has a fairly low resistance, but to minimize $r_{DS(on)}$, it is necessary to put a large number of cells in parallel on a chip. In general, therefore, the greater the number of paralleled cells on a chip, the lower its $r_{DS(on)}$ value:

$$r_{DS(on)} = R_n/N$$

where N is the number of cells.

In reality, $r_{DS(on)}$ is composed of three separate resistances. Fig. 2 shows a curve of the three resistive components for a single cell and their contributions to the overall value of $r_{DS(on)}$. The value of $r_{DS(on)}$ at any point of the curve is found by adding the values of the three components at that point:

$$r_{DS(on)} = R_{bulk} + R_{chan} + R_{ext}$$

where R_{chan} represents the resistance of the channel beneath the gate, and R_{ext} includes all resistances resulting from the substrate, solder connections, leads, and the package. R_{bulk} represents the resistance resulting from the narrow neck of n material between the two p layers, as shown in Fig. 1(a), plus the resistance of the current path below the neck and through the body of the device to the drain.

Note in Fig. 2 that R_{chan} and R_{ext} are completely independent of voltage, while R_{bulk} is highly dependent on applied voltage. Note also that below about 150 volts, $r_{DS(on)}$ is dominated by the sum of R_{chan} and R_{ext} . Above 150 volts, $r_{DS(on)}$ is increasingly dominated by R_{bulk} . Table I gives a percentage breakdown of the contribution of each resistance for three values of voltage.

Two conclusions, inherent consequences of the laws of semiconductor physics, and valid for any DMOS device, can be drawn from the preceding discussion: First, $r_{DS(on)}$ obviously increases with increasing breakdown-voltage capability of a MOSFET. Second, minimum $r_{DS(on)}$ performance must be sacrificed if the MOSFET must withstand ever-higher breakdown voltages.

The significance of R_{bulk} in devices with a high voltage capability is due to the fact that thick, lightly doped epi layers are required for the drain region in order to avoid producing high electric fields (and premature breakdown) within the device. And as the epi layers are made thicker and more resistive to support high voltages, the bulk component of resistance rapidly increases (see Fig. 2) and begins to dominate the channel and external resistance. The $r_{DS(on)}$ therefore, increases with increasing breakdown voltage capability, and low $r_{DS(on)}$ must be sacrificed if the MOSFET is to withstand even higher breakdown voltages.

There is a way around these obstacles. The $r_{DS(on)}$ in Fig. 2 holds only for a relatively small chip. Using a larger chip results in a lower value for $r_{DS(on)}$ because a large chip has more cells (See Fig. 3). A larger chip also increases MOSFET breakdown voltage capability.

The penalty for using a larger chip, however, is an increase in cost, since chip size is a major cost factor. And because chip area increases exponentially, not linearly, with voltage, the additional cost can be substantial. For example, to obtain a given $r_{DS(on)}$ at a breakdown voltage twice as great as the original, the new chip requires an area four or five times larger than the original. Although the cost does not rise exponentially, it is substantially more than the original cost.




Fig. 2 - The drain-to-source resistance ($r_{DS(on)}$) of a MOSFET is not one but three separate resistance components.

Application Note 7244.1




Fig. 3 - As chip size increases, $r_{DS(on)}$ decreases, and voltage handling capability increases.

Effects of Temperature

The high operating temperatures of bipolar transistors are a frequent cause of failure. The high temperatures are caused by hot-spotting, the tendency of current in a bipolar device to concentrate in areas around the emitter. Unchecked, this hot-spotting results in the mechanism of thermal runaway, and eventual destruction of the device. MOSFETs do not suffer this disadvantage because their current flow is in the form of majority carriers. The mobility of majority carriers (where, again, mobility is a term that defines the average velocity of a carrier in terms of the electrical field imposed on it) is temperature dependent in silicon: mobility decreases with increasing temperature. This inverse relationship dictates that the carriers slow down as the chip gets hotter. In effect, the resistance of the silicon path is increased, which prevents the concentrations of current that lead to hot spots. In fact, if hot spots do attempt to form in a MOSFET, the local resistance increases and defocuses or spreads out the current, rerouting it to cooler portions of the chip.

Because of the character of its current flow, a MOSFET has a positive temperature coefficient of resistance, as shown by the curves of Fig. 4.




Fig. 4 - MOSFETs have a positive temperature coefficient of resistance, which greatly reduces the possibility of thermal runaway as temperature increases.

The positive temperature coefficient of resistance means that a MOSFET is inherently stable with temperature fluctuation, and provides its own protection against thermal runaway and second breakdown. Another benefit of this characteristic is that MOSFETs can be operated in parallel without fear that one device will rob current from the others. If any device begins to overheat, its resistance will increase, and its current will be directed away to cooler chips.

Gate Parameters

To permit the flow of drain-to-source current in an n-type MOSFET, a positive voltage must be applied between the gate and source terminals. Since, as described above, the gate is electrically isolated from the body of the device, theoretically no current can flow from the driving source into the gate. In reality, however, a very small current, in the range of tens of nanoamperes, does flow, and is identified on data sheets as a leakage current, I_{GSS} . Because the gate current is so small, the input impedance of a MOSFET is extremely high (in the megohm range) and, in fact, is largely capacitive rather than resistive (because of the isolation of the gate terminal).

Fig. 5 illustrates the basic input circuit of a MOSFET. The elements are equivalent, rather than physical, resistance, R , and capacitance, C . The capacitance, called C_{iss} on MOSFET data sheets, is a combination of the device's internal gate-to-source and gate-to-drain capacitance. The resistance, R , represents the resistance of the material in the gate circuit. Together, the equivalent R and C of the input circuit determine the upper frequency limit of MOSFET operation.




Fig. 5 - A MOSFET's switching speed is determined by its input resistance R and its input capacitance C_{iss} .

Operating Frequency

Most DMOS processes develop the polysilicon gate structure rather than the older metal-gate type. If the resistance of the gate structure (R in Fig. 5) is high, the switching time of the DMOS device is increased, thereby reducing its upper operating frequency. Compared to a metal gate, a polysilicon gate has a higher gate resistance. This property accounts for the frequent use of metal-gate MOSFET in high-frequency (greater than 20 MHz) applications, and polysilicon-gate MOSFETs in higher-power but lower-frequency systems.

Since the frequency response of a MOSFET is controlled by the effective R and C of its gate terminal, a rough estimate can be made of the upper operating frequency from data-sheet parameters. The resistive portion depends on the sheet resistance of the polysilicon-gate overlay structure, a value of approximately $20 \Omega/\square$. But whereas the total R value is not found on data sheets, the C value (C_{iss}) is; it is recorded as both a maximum value and in graphical form as

Application Note 7244.1

a function of drain-to-source voltage. The value of C_{iss} is closely related to chip size; the larger the chip, the greater the value. Since the RC combination of the input circuit must be charged and discharged by the driving circuit, and since the capacitance dominates, larger chips will have slower switching times than smaller chips, and are, therefore, more useful in lower-frequency circuits. In general, the upper frequency limit of most power MOSFETs spans a fairly broad range, from 1 to 10 MHz.

Output Characteristics

Probably the most used MOSFET graphical data is the output characteristics or plot of drain-to-source voltage (V_{DS}) as a function of drain-to-source current (I_D). A typical characteristic, shown in Fig. 6, gives the drain current that flows at various V_{DS} values as a function of the gate-to-source voltage (V_{GS}). The curve is divided into two regions: a linear region in which V_{DS} is small and drain current increases linearly with drain voltage, and a saturated region in which increasing drain voltage has no effect on drain current (the device acts as a constant-current source). The current level at which the linear portion of the curve joins with the saturated portion is called the pinch-off region.

Drive Requirements

When considering the V_{GS} level required to operate a MOSFET, note, from Fig. 6, that the device is not turned on (no drain current flows) unless V_{GS} is greater than a certain level (called the threshold voltage). In other words, the threshold voltage must be exceeded before an appreciable increase in drain current can be expected. Generally V_{GS} for many types of DMOS devices is at least 2 volts. This is an important consideration when selecting devices or designing circuits to drive a MOSFET gate: the gate-drive circuit must provide at least the threshold-voltage level, but preferably, a much higher one.

As Fig. 6 shows, a MOSFET must be driven by a fairly high voltage, on the order of 10 volts, to ensure maximum

saturated drain-current flow. However, integrated circuits, such as TTL types, cannot deliver the necessary voltage levels unless they are modified with external pull-up resistors. Even with a pull-up to 5 volts, a TTL driver cannot fully saturate most MOSFETs. Thus, TTL drivers are most suitable when the current to be switched is far less than the rated current of the MOSFET. CMOS ICs can run from supplies of 10 volts, and these devices are capable of driving a MOSFET into full saturation. On the other hand, a CMOS driver will not switch the MOSFET gate circuit as fast as a TTL driver. The best results, whether TTL or CMOS ICs provide the drive, are achieved when special buffering chips are inserted between the IC output and gate input to match the needs of the MOSFET gate.




Fig. 6 - MOSFETs require a high input voltage (at least 10 V) in order to deliver their full rated drain current.

AN7254.1 August 1991

Harris Logic-Level-FETs

SWITCHING WAVEFORMS OF THE L²FET: A 5 VOLT GATE-DRIVE POWER MOSFET

Author: C. Frank Wheatley, Jr. and Harold R. Ronan, Jr.

The switching waveforms of a newly announced series of power-MOSFET devices called Logic-Level-FETs (L²FETs) and featuring a 5-volt gate drive are presented and contrasted with those of the more conventional 10-volt-gate-drive devices. A new method of characterizing MOSFET switching performance is discussed in which the MOSFET is treated as a vertical JFET driven in cascade from a low-voltage lateral MOS. The 2:1 advantage in rise and fall-time and the 4:1 reduction in switching "dynamic V(sat)" dissipation with constant drive power of the L²FET over the 10-volt MOSFET are demonstrated and discussed.

BACKGROUND

A new series of power-MOSFET devices called Logic-Level FETs, or L²FETs, is compatible with the 5-volt power supply used for logic circuitry. L²FETs retain the on-resistance, drain-current, and blocking-voltage ratings of their 10-volt predecessors, but operate from a much less costly 5-volt supply.

The reduction in gate-drive voltage is the result of halving the thickness of the gate insulator from the industry standard 100 nm to 50 nm (500 Å). Since the surface inversion of the MOS channel is determined by the gate-insulator voltage field, halving the insulator thickness halves the applied gate voltage without compromising drain characteristics.

The apparent conclusion from a study of the switching waveforms of the new device that halving the gate-oxide thickness would double the gate capacitance and halve the switching speed does not prove true. Measurements demonstrate empirically a 2:1 increase in switching speed for the L²FET over its 100-nm predecessor, where gate drive power is the same for both devices. The "dynamic V(sat)" dissipation is lowered by a factor of four. The apparent anomalies are explained with the aid of a new method of switching characterization developed by treating the power MOSFET as a grounded-gate, depletion-mode, vertical JFET driven in cascade by a grounded-source, enhancement-mode, lateral MOS. The waveforms and switching characterization methods are described in detail below.

L²FET Characteristics Compared to Standard Types— A Brief Review

Thirty-two different power MOSFETs of the L²FET structure have been announced. These devices were designed to be totally interchangeable with the standard power MOSFET with respect to output characteristics, while offering twice the gate sensitivity, as shown in Figs. 1, 2, and 3, which are comparisons of the industry-standard RFM10N15 with its

Logic-Level-FET counterpart, the RFM10N15L. (Although the L suffix notation in the type number will ultimately be valid for the entire product matrix, the L²FET product currently available is limited to n-channel devices handling 200 volts or less, with 15 ampere ratings or less.)

Figs. 1 and 2 are plots of drain current versus drain voltage with gate voltage as the running parameter. The L²FET gate voltage is in parenthesis. The low-drain-voltage curves of Fig. 2 demonstrate that R_{on} has not been sacrificed in the L²FET. Fig. 3 is the transfer characteristic comparison for




Fig. 1 - Drain-current versus drain-voltage curves for representative standard and L²FET devices.




Fig. 2 - Drain-current versus low-drain-voltage curves for representative standard and L²FET devices demonstrating that R_{on} has not been sacrificed in the L²FET.

13

APPLICATION
NOTES




Fig. 3 - Transfer characteristic.

three different temperatures. The abscissa has two scales to reflect the different gate sensitivities; again, L²FET values are in parentheses. It is evident from this curve that:

1. The threshold voltage is scaled down by a factor of two for the L²FET.
2. The threshold-voltage temperature coefficient in mV/°C is scaled down.
3. The current level for zero temperature coefficient is unchanged.
4. The transconductance is scaled up by a factor of two.

All other L²FETs have similar relationships to their respective predecessors.

SWITCHING WAVEFORMS WITH CONVENTIONAL DRIVE

The first concern when comparing devices with such a large difference of transfer sensitivity is one of "other things being equal." If the standard device is driven between zero and ten volts with an R_g of 25 ohms, impedance transformation dictates that the L²FET should be driven between zero and five volts with an R_g of 6-1/4 ohms, thereby transforming open-circuit voltage and short-circuit current by factors of 2 (or 1/2). With these parameters, either drive system will supply a peak R_g or generator dissipation, of one watt.

Fig. 4 displays the drain voltage versus time of the RFM10N15 and the RFM10N15L when each is driven as described above with a 5-ampere, 75-volt resistive load line. The time scale is 100 nanoseconds per division. The table under the graph compares on-delay time, rise time, off-delay time, and fall time for each device. The times are measured in the normal manner, that is, involving the 10% and 90% points of the input-voltage and output-voltage waveforms.


Note that:

1. The rise and fall times are not symmetrical.
2. The L²FET is faster.
3. There is a "dynamic V(sat)" type of behavior.
4. The "dynamic V(sat)" is of a lesser amplitude for the L²FET.

These observations are discussed below.

SWITCHING WAVEFORMS WITH CONSTANT CURRENT DRIVE

The power MOSFET is a current-driven device during transitions due to the charging or discharging of capacitances. In actual applications, most drive circuits exhibit a first-order approximation to a constant current where the



Type	Gate Drive	R _g (ohms)	td(on) (ns)	t(rise) (ns)	td(off) (ns)	t(fall) (ns)
RFM10N15 (100 nm)	0-10V	25	15	120	123	73
RFM10N15L (50 nm)	0-5V	6.25	11	57	104	62

Fig. 4 - Drain voltage versus time curves for representative standard and L²FET devices.

voltage compliance is determined by ground potential or the drive-circuit power-supply voltage. The on current may not equal the off current; this situation is addressed below.

Fig. 5 presents the curves for the RFM10N15 and RFM10N15L when each is driven from a current generator whose I_{g1} = I_{g2}, with gate-voltage limits of zero and 10 or (5) volts. The drive current is kept the same for both devices in this case even though the L²FET receives less drive power or energy. The value for I_{g1} and I_{g2} was chosen as 5 mA; the time scale is 1 μs/division.

Note that:

1. The rise and fall times of a given device are the same with current drive.
2. The two devices have similar output waveforms in most regions.
3. There is a persistent "dynamic V(sat)" even at slow switching speeds.




Fig. 5 - Characterization curves for representative devices driven from a current generator.

- The "dynamic $V(\text{sat})$ " curves are symmetrical during the low-drain-voltage portion of the turn-on and turn-off portion.
- The "dynamic $V(\text{sat})$ " curves are lower in amplitude by a factor of approximately two for the $L^2\text{FET}$.

LARGE-SIGNAL EQUIVALENT CIRCUIT OF THE MOSFET

If we are to understand the differences and similarities of the $L^2\text{FET}$ relative to the conventional power MOSFET, the conventional power MOSFET must first be understood. Fig. 6 shows a properly proportioned cross-sectional view of the power MOSFET.




Fig. 6 - Cross section of power MOSFET.

When the drain voltage is very low and the gate is forward biased, an accumulation layer exists for the n^- region beneath the gate. This layer may be thought of as serving the function of the drain for the lateral MOS. In addition, it serves as a source for a vertical depletion-mode JFET. The gate of the JFET is formed by the body diffusion, particularly in the neck region. The JFET drain is the n^+ region usually thought of as being the MOSFET drain. This situation is shown in Fig. 6, where the cross-sectional view of the MOSFET is shown. The lateral MOS and the vertical JFET are schematically implied by the left half of Fig. 6. The right half indicates the edge of the depletion width for several drain voltages. Note how the JFET pinches off, such that increased drain voltage is supported predominately by the JFET. This structure is schematically represented as shown in Fig. 7. Note that the third-quadrant diode is caused by the p-n junction associated with the gate and drain characteristic (common to all JFETs). A parasitic n-p-n transistor is not shown, nor is it discussed in this Note. Voltage node (4) is within the device, and is not precisely a single node, as represented.




Fig. 7 - Schematic representation of the cross section of Fig. 6.

Interelectrode Capacitance

The equivalent circuit of Fig. 7 contains four voltage nodes. Therefore, six capacitors will exist to couple these nodes. The switching waveforms are determined by these capacitors and the small-signal equivalent circuit of the MOS and the JFET. Of course, the MOS and JFET small-signal equivalent circuits are nonlinear functions of voltage and current and invariant with frequency. Similarly, the capacitors are nonlinear with voltage and current.

Industry data sheets show three-terminal characterization of this four-node network at zero drain current. Under this condition, the transconductance and output resistance are zero and infinity for both the MOS and the JFET. This condition reduces the power MOSFET to the capacitor network of Fig. 8, which may be replaced by three capacitors. Note that this situation is valid only when no MOSFET current flows.




Fig. 8 - Capacitor-network representation of the power MOSFET.

When current does flow, node (4) of Fig. 7 is a low-impedance node due to the source-follower characteristic of the JFET. Similarly, nodes (1) and (3) are generally low impedance nodes by virtue of the ground reference and the load resistance. Therefore, capacitive currents will usually be significant only to the input node, (2). Capacitors C_{12} , C_{23} , and C_{24} are examined below over most of the switching regime when current is flowing.

Gate-To-Source Capacitance, C_{12}

When all of the die except the actual MOSFET cells are ignored, Fig. 6 shows that the gate-to-source capacitance (C_{12}) is that from the poly gate upward through the thick oxide to the source metal. In addition, there is a contribution from the poly gate to the n^+ source through the thin gate oxide. Additionally a fringing capacitance exists at the edge of the polysil gate. These components of C_{12} are invariant with voltage and current. There is a fourth component from the poly gate to a region about half way along the MOS channel through the gate oxide. This component is actually distributed, and varies somewhat with current and voltage.

Gate-To-Drain Capacitance, C_{23}

Capacitor C_{23} exists only when no accumulation layer is present beneath the poly gate. Otherwise, the accumulation layer acts as an electrostatic shield. This layer exists whenever the drain voltage immediately beneath the gate oxide is essentially negative relative to the poly gate. In addition, the capacitive coupling from drain to gate diminishes greatly when the JFET is pinched off. Therefore, C_{23} exists for only a small range of drain voltage. In addition, it should decrease rapidly as the pinch-off voltage level is approached because the effective area of concern is closed off similarly to the aperture of a camera (for a hex cell).

Gate-to-Internal-Electrode Capacitance, C₂₄

Capacitor C₂₄ is rather large for positive gate voltages. It is made up of that area between the poly gate and the accumulation layer, plus some of the area between the poly gate and the middle of the MOS channel. In both cases, the dielectric is the thin gate oxide. So long as the gate voltage is positive relative to the n⁻ layer beneath the poly gate, the accumulation layer exists and C₂₄ is invariant. This accumulation layer ceases to exist when the external drain voltage minus the IR drop through the n⁻ neck region approximately equals the gate voltage. The area associated with the accumulation layer (JFET cathode) rapidly decreases with increased drain voltage. In addition, a depletion layer may now form, leading to a further reduction of C₂₄.

WAVEFORMS EXPECTED FROM THE MODEL

The following discussion relates the prior model discussion to the waveforms of Fig. 5. The discussion begins with the gate voltage at +5 or +10 volts and the gate current equal to zero. This condition corresponds to saturated behavior, where the drain current is approximately equal to I_D(max) and the drain voltage equals I_D(max) times r_{DS}(on).

Gate-Voltage Slope — t_{off} Delay

As time progresses, I_g = -5 mA, which must flow through C₁₂ + C₂₃ + C₂₄ of Fig. 8 because the MOS and the JFET are both heavily biased into conduction. Therefore, dV_g/dt = dV₃/dt = nearly 0. With large positive gate bias and drain voltage near zero, C₂₃ is zero and C₁₂ and C₂₄ are constant. As a result, the gate voltage should be a straight line with a slope equal to:

$$dV_g/dt = I_g / (C_{12} + C_{24}) \quad (1)$$

Gate-Voltage Plateau

As the gate voltage decreases, the drain voltage will increase imperceptibly at first until the gate voltage drops enough to bias the MOS into its constant-current mode. At this point, the very high transconductance of the MOS is consistent with very little change in gate voltage to reduce the current by several percent. Several percent change in drain current corresponds to many volts in drain voltage. As a result, the gate current no long flows from C₁₂ during the constant gate-voltage plateau.

Drain-Voltage Shallow Slope

Since C₂₃ is still zero, all gate current must flow from C₂₄. Assuming that the gate voltage is plateaued and that the JFET is still heavily forward biased, node 4 of Fig. 7 must ramp at a linear rate. Therefore, the JFET must also ramp at this same rate.

$$dV_d/dt = I_g / C_{24} \quad (2)$$

Again this curve will approximate a straight line.

Drain-Transition Voltage

As mentioned above, C₂₄ rapidly decreases once the drain voltage is slightly greater than the gate voltage. (Actually, this voltage is the n⁻ voltage directly beneath the gate oxide, and differs from the drain voltage by an amount nearly equal to I_Dr_{DS}[on].)

Since the drain voltage is still fairly low and the drain current has not changed much, the gate plateau voltage still exists. Equation 2 still applies except that the value of C₂₄ has materially decreased and C₂₃ has become finite. This situation results in a substantial increase in dV_d/dt.

JFET Pinch-Off Voltage — Drain-Voltage Steep Slope

As the drain voltage approaches the pinch-off voltage of the JFET, the JFET comes out of saturation and starts to support MOSFET drain voltage. The voltage gain of the

active JFET permits large changes in the JFET drain voltage for small changes in its source-to-gate voltage. But the JFET source-to-gate voltage is the lateral MOS drain-to-source voltage, which is dominated by equation 2 (but for low values of C₂₄).

Gate-Voltage Curvature from Plateau

As the drain voltage increases, the drain current decreases. This condition requires significant decrease in gate voltage until the gate threshold is approached. A significant portion of the gate current must now flow through C₁₂. This flow produces a gradual transition in the gate voltage and some slowing of the drain-voltage waveform.

Gate-Voltage Slope — t(on) Delay

When the drain is totally off, most of the gate current flows from C₁₂. Again, this capacitance is constant, so that the waveform is a straight line with a slope equal to:

$$dV_g/dt = I_g / C_{12} \quad (3)$$

NEW SWITCHING CHARACTERIZATION FOR POWER MOSFETS

The above discussion suggests that a new method of characterization may be provided for resistive switching with power MOSFETs, where constant-current gate drive is employed during the transition time.¹ The below method bears some similarity to the gate-charge concept.² The state of the gate charge is a continuous plot in this work, however, rather than a single point. This approach permits a knowledge of all waveforms with any drive circuitry, rather than just the total elapsed time. In addition, the total elapsed time is fixed (at just under 50 microseconds) by choosing the required value of constant gate current. Circuit designers are usually more comfortable with milliampères and microseconds (although the product is charged in nanocoulombs).

Test Circuit — Drive

A test circuit is shown in Fig. 9. The heart of this circuit is the Harris CA3280 integrated circuit. This is an operational transconductance amplifier (OTA) operated as a comparator. An OTA is a current output circuit where the output current and output transconductance are programmed by the amplifier bias current (I_{ABC}). Internal chip circuit feedback assures an extremely high output impedance within a compliance range established by the supply voltages. The circuit of Fig. 9 is actually two OTA's in parallel. The linearizing diodes on this chip are not used.

A value of I_{ABC} is established from the collector of the 2N4036. The current into the load (the gate of the MOSFET under test) may be varied between +I_{ABC} and -I_{ABC} times a constant of proportionality (approximately 0.9). The actual value depends upon the input differential-input voltage. As a comparator, the differential voltage is large, resulting in saturated behavior of ±I_{ABC}. If the gate voltage comes within a volt of the rail voltages, this current goes to zero, producing a clamping voltage. For the purposes of this Note, these supply voltages are adjusted to clamp 0 volts and +10 volts for the normal n-channel MOSFET. The behavior of this IC is excellent from submicroampères to about 2.5 mA. Higher current may be achieved by stacking many CA3280 packages one on top of another and soldering the leads to parallel the chips rather than wiring many sockets. However, this arrangement may require an increase in the bypass-capacitor values.

A CA3240E MOS input op amp is used as a unity gain follower. Otherwise, the 1 megohm or 10 megohm shunting impedance of the scope would load the high-impedance circuitry associated with the MOSFET gate.




Fig. 9 - Test circuit.

92CS - 37501

Testing Conditions


A pulse generator is set for 50- μ s on-time duration and approximately 25-ms repetition rate (about 0.2% duty cycle). The \pm clamp voltages are set to the appropriate values. The power-MOSFET load resistor is chosen to equal the maximum-rated voltage divided by the maximum-rated current.

With a low value of drain supply voltage, observe the gate voltage while adjusting I_{ABC} . A convenient set of conditions occurs when a short dwell time of several microseconds exists at the +10-volt level. Minor adjustments may be desired for I_{ABC} as the drain supply voltage is increased to maximum-rated value. The L²FETs would be tested at +5-volts gate clamp.

Fig. 10 exhibits the pertinent waveforms for an RFM15N15. All power MOSFETs have similar waveforms. Fig. 10(a) is the 3-volt signal to the CA3280. Fig. 10(b) is the power-MOSFET gate current. In this example, the amplitude is ± 1 mA with a third state of 0 mA. Fig. 10(c) displays the gate voltage and the drain voltage, 10 volts peak-to-peak and 150 volts peak-to-peak. Fig. 10(d) is a piece-wise linear approximation of Fig. 10(c). The datum line is zero volts and applies to both waveforms. The time scale of the waveforms of Fig. 10 is 100 microseconds full scale.

There are some features of the gate and drain-voltage waveforms that should be noted. These features are consistent with the equivalent-model discussion.


1. The waveforms during the positive gate-current time are symmetrical to those during the negative gate-current time. Exceptions will occur for very fast or very slow switching, and for nonsymmetrical current drive. These exceptions are discussed below.
2. The drain-voltage waveform contains a rather steep slope with a fairly constant dv/dt over most of the drain-voltage excursion.
3. The drain voltage contains a rather shallow slope with a fairly constant dv/dt over the remainder of the drain-voltage excursion.
4. The drain transition voltage (defined as the intercept of the above two near straight lines) typically occurs when the drain voltage equals the sum of the gate voltage (at that instant of time) plus the product of the drain current times $r_{DS(on)}$.
5. The gate-voltage waveform contains three near-straight-line segments during the positive-gate-current transition time.




(a)



(b)



(c)



(d)

92CM - 37904

Fig. 10 - (a) 3-volt signal to the CA3280, (b) power-MOSFET gate current, (c) gate and drain voltage, (d) piece-wise linear approximation of 10(c).

Application of the Switching Data

Fig. 11 is a family of curves similar to Fig. 10(c), where the drain supply voltage is fixed at four values. Note that the ordinate is 10-volts full scale for the gate voltage, while it is normalized to 100% of maximum-rated drain voltage for the drain-voltage curves. All four sets of curves are taken with a predetermined gate current, $\pm I_r$. The abscissa is also normalized to 100 (I_r/I_g) microseconds full scale, where I_g is the actual gate-drive current. With this characteristic curve, switching behavior may be readily predicted for almost any driving circuit, provided the load is resistive.




Fig. 11 - Curves similar to those of Fig. 10(c) with drain supply voltage fixed at four values.

Symmetrical Current Drive

Waveforms of Fig. 11 will scale in an inverse manner with gate current. Driving current was varied from ± 200 mA to ± 2 μ A for the device of Fig. 11. Measurements of delay time (on), rise time, delay time (off), and fall time are plotted in Fig. 12 and compared to the inverse scaling suggested by Fig. 11.




Fig. 12 - Various time measurements compared to the inverse scaling suggested by Fig. 11.

It is anticipated that very slow switching (in the millisecond region) will result in the chip thermally tracking the power dissipation, which would cause some deviation from the inverse scaling. This condition was not noted on Fig. 12 for gate currents as low as ± 2 μ A.

Large gate currents result in very fast switching waveforms. The gate of each hex cell is accessed through a gate pad and gate runners, which are of a low resistivity metal followed by buried polysilicon of a moderate resistivity. As a result, the high gate currents cause a propagation delay to exist for those cells far removed from the gate runners. This effect is not seen in Fig. 12, even though the gate current was increased to ± 200 mA.

Asymmetrical Current Drive

The positive and negative gate drive will often be dissimilar. Of course, the scaling must reflect this situation. At other times the gate current varies with amplitude. This condition is always true when driving from a pulse generator of fixed resistance. Piece-wise linear methods will yield the gate current, which will permit the proper piece-wise linear scaling. This calculation could be done in the following manner:

1. Mark eleven small x's along the gate waveform of Fig. 11, dividing it into 10 equal voltage segments; for example, $V_g = 0, 1, 2, \dots, 9, 10$ volts.
2. Draw a vertical line through each x the full height of the figure, creating 10 time segments.
3. If the driving-pulse amplitude is 0 to 10 volts with an internal resistance of 100 ohms, calculate the piece-wise linear gate current for each time segment. $I_{g1} = (10 - 0.5)/100 = 95$ mA, $I_{g2} = (10 - 1.5)/100 = 85$ mA, etc.
4. Then scale each waveform within the pertinent time segment by the proper gate current.
5. Smooth the curves.
6. Create 10 more time segments for the right half of Fig. 11 corresponding to an average gate voltage of 9.5, 8.5, ..., 1.5, 0.5 volts. Call these segments 11, 12, ..., 19, 20.
7. In that the pulse-generator voltage is now zero volts, calculate I_g as:
 $I_{g11} = (0 - 9.5)/100 = -95$ mA, $I_{g12} = (0 - 8.5)/100 = -85$ mA, etc.
8. Repeat 4 and 5. L²FETs would be treated with smaller voltage segments.

Generally, the gate-voltage plateau of Fig. 11 will not be located at the middle of the pulse-generator amplitude (5 volts). As a result, rise and fall times measured this way experience differing gate currents and are "nonsymmetrical". This type of measurement will also lead one to observe temperature sensitivities, load-current sensitivities, and device-to-device variability, all of which are more circuit dependent than device dependent.

Source-Lead Inductance

The gate-voltage waveforms may be corrected by the voltage across the source-lead inductance and external inductance, which may be mutually common to the input and output current loops. This voltage, $L di/dt$, may be approximated and applied to the gate-voltage waveform after scaling Fig. 12 for the actual gate currents. Generally, this effect is not appreciable for gate current small relative to ± 100 mA. A very loose circuit wiring arrangement with inches of mutually common source wire will exaggerate this effect.

GATE-VOLTAGE PROPAGATION EFFECTS

Most power-MOSFET applications need switch no faster than tenths of a microsecond, but should faster switching be required, this section will become important. It must be understood that the power MOSFET appears as a distributed network of many cells when used for very fast switching.

The thousands of individual MOSFET cells are connected in parallel with highly conductive metal for the sources and drains. However, the gates are paralleled with a moderately conductive film of doped polysilicon. As a result, a very steep voltage wavefront applied to the gate pad will bias those cells close by, but a delay will occur for turn on or turn off. Because of the nonlinear "input capacitance" of each cell, the delay cannot be characterized by a pure number of so many nanoseconds.

Presently, most manufacturers characterize typical switching speed for a single test condition. The test conditions are usually chosen to present the most favorable result, usually near the upper limit of usefulness.

Figs. 13(a), (b), and (c) show the increasing effect of gate-voltage propagation. The gate waveform is the only one shown because the drain is not affected so drastically. This is true because some cells are overdriven, offsetting the effect of the starved cells. Care must be exercised when operating with large gate effects similar to those of Fig. 13(c).

Gate-propagation effects may be reduced by the following design methods:

1. Many gate runners.
2. More conductive polysilicon.
3. Silicide rather than polysilicon gates.
4. Less cells (resulting in lower transconductance and higher R_{ON}).
5. Substantially different lateral and vertical structure.
6. High-frequency packaging.

None of the above methods will yield "breakthrough" devices unless used in combination.




Fig. 13 - Curves showing the increasing effect of gate-voltage propagation.

Any of the above methods require trade-offs which would not be attractive to the needs of most components users. These trade-offs are in the realm of:

1. Reduction of R_{ON} per unit area.
2. Decreased yield.
3. Added cost (beyond the cost of yield impact).
4. RFI, self-oscillation, and other problems characteristic of very fast devices.

REFERENCES

1. "Power MOSFET Switching Waveforms—A New Insight," H. R. Ronan, Jr., and C. F. Wheatley, Jr., Proc. Powercon 11, April 1984.
2. "Correlating the Charge-Transfer Characteristics of Power MOSFETs with Switching Speed," E. Oxner, Proc. Powercon 9, April 1982.

AN7260.1 August 1991

Harris Power MOSFET

POWER MOSFET SWITCHING WAVEFORMS: A NEW INSIGHT

Author: Harold R. Ronan, Jr. and C. Frank Wheatley, Jr.

The examination of power MOSFET voltage and current waveforms during switching transitions reveals that the device characterization now practiced by industry is inadequate. In this Note, device waveforms are explained by considering the interaction of a vertical JFET driven in cascode from a lateral MOSFET in combination with the interelectrode capacitances. Particular attention is given to the drain-voltage waveform and its dual-slope nature. The three terminal capacitances now published by the industry are shown to be valid only for zero drain current. For cases where the gate drive is a voltage step generator with internal fixed resistance, the drain voltage characteristics are inferred from the gate current drive behavior and compared to observed waveforms. The nature of the "asymmetric switching times" is explained.

A waveform family is proposed as a more descriptive and accurate method of characterization. This new format is a plot of drain voltage and gate voltage versus normalized time. A family of curves is presented for a constant load resistance with V_{DD} varied. Gate drive during switching transitions is a constant current with voltage compliance limits of 0 and 10 volts. Time is normalized by the value of gate driving current. The normalization shows excellent agreement with data over five orders of magnitude, and is bounded on one extreme by gate propagation effects and on the other by transition time self-heating (typically tens of nanoseconds to hundreds of microseconds).

DEVICE MODELS

The keystone of an understanding of power MOSFET switching performance is the realization that the active device is bimodal and must be described using a model that accounts for the dual nature. Buried in today's power MOSFET devices is the equivalent of a depletion layer JFET that contributes significantly to switching speed. Fig. 1 is a cross-sectional view of a typical power MOSFET, with MOSFET/JFET symbols superimposed on the structure.




Fig. 1 - Cross-sectional view of MOSFET showing equivalent MOS transistor and JFET.

Fig. 2 is obtained by taking the lateral MOS and vertical JFET from this conception and adding all the possible node-to-node capacitances. Computed values of the six capacitances for a typical device structure suggest that device behavior may be adequately modeled using only three capacitors in the manner of Fig. 3. This is the model to be employed for analysis and study.




Fig. 2 - MOS transistor with cascode-connected JFET and all capacitors.




Fig. 3 - Fig. 2 simplified.

GATE DRIVE: CONSTANT VOLTAGE OR CONSTANT CURRENT

Before moving on to the study of the equivalent circuit states of the model, a gate-drive forcing function which is easy to represent, relates to reality, and best illustrates device behavior must be chosen. The choice may be immediately narrowed to two:

- (1) An instantaneous step voltage with internal resistance R , Fig. 4.
- (2) An instantaneous step current with infinite internal resistance, Fig. 5.

Power MOSFET devices are highly capacitive in nature; hence, simple capacitor responses to the forcing functions offer a good vehicle for comparison. The advantageous choice is immediately obvious: Fig. 5. Voltage/time responses dominated by capacitance are straight lines (when constant current is used). The slope of these lines is




Fig. 4 - Idealized power-MOSFET waveforms.




Fig. 5 - Step-voltage forcing function.

proportional to current and inversely proportional to capacitance. Analytically, then, constant current is most convenient. It is quite another matter, however, to build a bidirectional current drive that is accurate across the many decades of both current and time required to establish experimental verification.

SIX STATES

To completely characterize power MOSFET switching waveforms, the six states that a device assumes, Fig. 6, must be addressed:

STATE	MOS	JFET
Turn-on 1	Off	Off
Turn-on 2	Active	Active
Turn-on 3	Active	Saturated*
Turn-off 4	Saturated	Saturated
Turn-off 5	Active	Saturated
Turn-off 6	Active	Active

*The term saturated is taken to mean a constant low-voltage drain-source condition.

Equivalent Circuit

The lumped-parameter model of Fig. 3, with the cascode-connected JFET, can now be reduced to the linear equivalent circuit of Fig. 7, and the six device states investigated from full off to full on.




Fig. 6 - Step-current forcing function.




Fig. 7 - Power MOSFET equivalent circuit.

State 1: MOS Off, JFET Off

In a power-MOSFET device, no drain current will flow until the device gate threshold voltage, V_T , is reached. During this time, the gate current drive is only charging the gate-source capacitance. More accurately, I_G is charging C_{iss} ($C_{iss} = C_{GS} + C_{GD}, C_{DS}$ shorted), the capacitance designation published by the industry.

The current generators, $g_m v_G$ and $g_{mJ} v_x$ are open circuits for zero drain current, and R_L is presumed to be so low as to represent a short circuit (generally true for practical applications). This is academic however since C_{GS} is very much larger than C_x . The time to reach threshold, then, is simply:

$$t = \frac{C_{iss} V_T}{I_G}$$

State 2: MOS Active, JFET Active

This state graphically illustrates the dramatic influence that the JFET has on the power MOSFET drain-voltage waveform. Instead of having to discharge C_x from V_{DD} to ground, the lateral MOSFET need only swing v_x to ground, a much smaller voltage thanks to the grounded gate JFET. Since

the interaction of R_L with the device capacitances has a second-order effect on the drain voltage, the equivalent circuit of Fig. 7 predicts a drain voltage change of:

$$dv_d/dt = g_m R_L I_G / [C_{GS} + C_x(1 + g_m/g_{m_j})]$$

In all but the smallest power-MOSFET devices, C_x is several thousand picofarads and g_m/g_{m_j} is of the order of 3:1. Power-MOSFET devices exhibit a high dv_d/dt switching rate because of the cascode-connected JFET, not because $C_{r_{gs}}$ ($C_{r_{gs}} = C_{GD}$) is a small value, as zero-drain-current data-sheet capacitance values might lead one to believe. If $C_{r_{gs}}$ were, in actuality, small, long drain voltage tails would not exist. The tail response is a direct result of JFET saturation. In order to delineate the transition from state 2 to state 3, a drain voltage at which the transition occurs must be defined. V_{DK} is the knee voltage at which linear extrapolations of drain-voltage slopes intersect. The time duration of state 2 is:

$$t = (V_{DD} - V_{DK})[C_{GS} + C_x(1 + g_m/g_{m_j})]/g_m R_L I_G$$

State 3: MOS Active, JFET Saturated

When the JFET saturates, the $g_{m_j} V_x$ current generator becomes a short circuit and the equivalent circuit predicts:

$$dv_d/dt = g_m R_L I_G / [C_{GS} + C_x(1 + g_m R_L)]$$

This is the Miller effect so often referred to in older texts that describe the behavior of grounded-cathode vacuum-tube amplifier circuits. Allowing for the fact that $1 + g_m R_L$ is approximately equal to $g_m R_L$ and $C_x(1 + g_m R_L)$ is very much larger than C_{GS} , the expression for drain-voltage tail time is:

$$t = (V_{DK} - V_D[\text{sat}])C_x/I_G$$

State 4: MOS Saturated, JFET Saturated (Turn-Off)

In this state, in addition to $g_{m_j} V_x$ being shorted, the $g_m V_G$ current generator is shorted, and I_G is occupied with charging C_x and C_{GS} , in parallel, from the peak value of V_G to $V_G(\text{sat})$. The time required for this is:

$$t = (V_G - V_G(\text{sat}))(C_{GS} + C_x)/I_G$$

Since a value for C_{GS} may be measured independently of switching time, the method described is the simplest way of determining C_x .

On turn-off, the state time equations are equally applicable, but in reverse order (states 5 and 6); see the idealized waveform of Fig. 4.

Experimental Verification

The four switching states just analyzed indicate that for a given device, all four switching state times are inversely proportional to the magnitude of the gate drive current. Fig. 8 illustrates the switching performance of a typical power MOSFET across three decades of gate drive current and time. In each case the data slope is almost a perfect -1.

A NEW DEVICE CHARACTERIZATION

Fig. 8 could not be a reasonable device data sheet presentation because it does not give the designer any information on a typical value for C_x , nor does it convey how V_{DK} , g_m , g_m/g_{m_j} , and $V_G(\text{sat})$ vary with drain current. What would be of enormous value to the designer is a plot of $v_d(t)$, $v_G(t)$ for selected values of V_{DD} and I_D within device ratings. A reasonable characterization would be as follows:

1. The x axis would be normalized in terms of gate current drive.
2. The y axis would be normalized in terms of percent maximum rated V_D (0 to 100%).
3. $R_L = V_D(\text{max})/I_D(\text{max})$ would define the drain load resistance.
4. Four plots of $v_d(t)$, $v_G(t)$ at 100%, 75%, 50%, and 25% $V_D(\text{max})$ would be shown.




Fig. 8 - Constant gate current switching time.

Fig. 9 is such a plot for the RFM15N15 power MOSFET. With such a plot, a designer can estimate device switching performance under any resistive gate/drain conditions.




Fig. 9 - Normalized RFM15N15 switching waveforms for constant gate-current drive.

STEP-VOLTAGE GATE DRIVE

The majority of power MOSFET applications employ a step gate-voltage input with a finite source resistance R_0 . Often R_0 for turn-on is not the same as R_0 for turn-off. How can switching times for these situations be estimated using the switching characterization curves just described? The analysis for resistive step voltage inputs, which is complex because the gate current is no longer constrained to be constant, but is a function of device gate-voltage response, is covered in Appendix A. (A second, shorter appendix, B, has been added to illustrate the estimation of R_0 for some practical gate drive circuits.) Table I summarizes the common switching equations, and indicates the appropriate I_G to be used in each state for relating step voltage drives to the characterization curves.

Table I - Common Switching Equations

	CONSTANT CURRENT	STATE 1: MOS OFF, JFET OFF	CONSTANT VOLTAGE
TURN ON	$t = \frac{C_{iss} V_T}{I_G}$		$t = R_o C_{iss} \ln \frac{[1]}{[1 - V_T/V_G]}$
	$I_G = I_T$	STATE 2: ACTIVE, ACTIVE	$I_G = (V_G - V_T)/R_o$
		$t = \frac{[V_{DD} - V_{DK}] [C_{GS} + C_x (1 + g_m/g_{mJ})]}{g_m R_L I_G}$	
TURN OFF	$I_G = I_T$	STATE 3: ACTIVE, SATURATED	$I_G = (V_G - V_{Gsat})/R_o$
		$t = \frac{(V_{DK} - V_{Dsat}) C_x}{I_G}$	
	$I_G = -I_T$	STATE 4: SATURATED, SATURATED	$I_G = -V_G/R_o$
	$t = \frac{(C_{GS} + C_x)(V_G - V_{Gsat})}{I_G}$		$t = R_o(C_{GS} + C_x) \ln (V_G/V_{Gsat})$
	$I_G = -I_T$	STATE 5: ACTIVE, SATURATED	$I_G = -V_{Gsat}/R_o$
		$t = \frac{(V_{DK} - V_{Dsat}) C_x}{I_G}$	
	$I_G = -I_T$	STATE 6: ACTIVE, ACTIVE	$I_G = -V_{Gsat}/R_o$
		$t = \frac{[V_{DD} - V_{DK}] [C_{GS} + C_x (1 + g_m/g_{mJ})]}{g_m R_L I_G}$	

92CS-37469

Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus $1/R_o$ to be of the same form as those obtained for a step current drive. This is exactly the case, as Fig. 10 is merely a variation of Fig. 8. Using the relationships of Table I, the observed differences between Figs. 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current V_G/R_o , equalling the constant I_G , $t_d(\text{on})$, t_r , $t_d(\text{off})$, and t_f will all be longer, as predicted by the ratios of the gate drive currents of Table I. Notice also that t_r switching symmetry is disrupted by the use of a step voltage with source resistance R_o .


For states 2 and 6 the time ratio is:

$$\frac{t_{\text{turn-on}}}{t_{\text{turn-off}}} = \frac{V_G(\text{sat})}{V_G - V_T}$$

For states 3 and 5 the time ratio is:

$$\frac{t_{\text{turn-on}}}{t_{\text{turn-off}}} = \frac{V_G(\text{sat})}{V_G - V_G(\text{sat})}$$

Utilization of available maximum gate drive voltage and current can be optimized for fastest power MOSFET switching speed through the use of constant-current gate drive at the expense of increased gate-drive circuit complexity.



92CS-37474

Fig. 10 - Constant gate voltage switching time.

Application Note 7260.1

USING THE CHARACTERIZATION CURVES, FIG. 9

To estimate the switching times for an RFM15N15 power MOSFET under the conditions $V_G = 10V$, $V_{DD} = 75V$, $R_o = 100$ ohms, and $R_L = 10$ ohms, proceed as follows.

State 1: MOS Off, JFET Off

This time can be estimated without recourse to the curves.

$$t = 100(1200 \times 10^{-12}) \ln[1/(1 - 4/10)]$$

$$t = 61 \text{ ns}$$

State 2: MOS Active, JFET Active

$$I_G = (10 - 4)/100 = 60 \text{ mA}$$

$$t = \frac{(\text{curve divisions}) \times I_T \mu\text{s}}{60} = \frac{9}{60} = 150 \text{ ns}$$

State 3: MOS Active, JFET Saturated

$$I_G = (10 - 7)/100 = 30 \text{ mA}$$

$$t = \frac{(\text{curve division}) \times I_T \mu\text{s}}{30} = \frac{14}{30} = 467 \text{ ns}$$

State 4: MOS Saturated, JFET Saturated

$$\begin{aligned} C_{GS} + C_x &= (\text{gate voltage slope}) (\text{test current}) \\ &= (1.5 \times 10^{-6} \text{ s}/5 \text{ volts}) (10 \text{ mA}) \\ &= 3000 \text{ pF} \end{aligned}$$

$$t = 100(3000 \times 10^{-12}) \ln[10/6.6]$$

$$t = 125 \text{ ns}$$

State 5: MOS Active, JFET Saturated

$$I_G = 6.6/100 = 66 \text{ mA}$$

$$t = \frac{(\text{curve divisions}) \times I_T \mu\text{s}}{66} = \frac{8}{66} = 121 \text{ ns}$$

Fig. 11 shows RFM15N15 waveforms using the conditions specified in the example.




Fig. 11 - Step gate voltage input to an RFM15N15.

State	Calculated Time (t_c , ns)	Measured Time (t_m , ns)	Ratio (t_c/t_m)
1	61	60	1.02
2 + 3	671	670	0.92
4	125	137	0.91
5 + 6	318	375	0.85

For peak gate voltages other than 10 volts, and load resistances other than $V_{DSS}/I_{D(rms)}$, the equations of Table I may be used in conjunction with slope estimates from the characterization curves for C_x and $C_{GS} + C_x(1 + g_m/g_{mj})$ at the appropriate drain-current level.

CHARACTERIZATION-CURVE LIMITS

The switching-time range over which the characterization can be applied is very impressive. For gate currents of the order of microamperes, device dissipation is the limiting factor. For gate currents of the order of amperes, the device response will be slowed by gate propagation delay. This delay, of course, degrades the linear switching relationship to gate current. However, as Fig. 12 graphically shows, the characterization is valid across five decades of gate current and switching time, allowing all but a very few switching applications to be described by the characterization curves of Fig. 9.




Fig. 12 - Five decades of linear response.


CONCLUSIONS

The viability of the proposed characterization curves using constant current has been demonstrated and the limits of application defined. The existence of a vertical JFET in a power MOSFET makes data-sheet capacitances of little use for estimating switching times. The classical method of defining switching time by 10% and 90% is a poor representation for power MOSFETs because of the dual-slope nature of the drain waveforms. Switching influences are masked because the 10% level is controlled by one mechanism and the 90% level by another. Device comparisons based on the classical switching definition can be very misleading.

APPENDIX A - ANALYSIS FOR RESISTIVE STEP VOLTAGE INPUTS

STEP VOLTAGE GATE DRIVE

To obtain the necessary relationships, six device switching states must be examined using the same device equivalent circuit as was used for the constant-gate-current case, but with the forcing function replaced with a step voltage with internal resistance R_o , Fig. A-1.



LEGEND

- | | |
|-------------------------------------|-------------------------------------|
| v_{GS} - Gate Voltage | C_{DS} - Drain-Source Capacitance |
| v_x - JFET Driving Voltage | g_m - MOSFET Transconductance |
| v_D - Drain Voltage | g_{mJ} - JFET Transconductance |
| C_{GS} - Gate-Source Capacitance | R_L - Drain Load Resistance |
| C_x - MOSFET Feedback Capacitance | V_G - Constant Voltage Amplitude |

92CS-37470

Fig. A-1 - Power MOSFET equivalent circuit.

STATE 1: MOS OFF, JFET OFF


As before, both current generators are open circuits, reducing the equivalent circuit to simply charging C_{iss} through R_o .

$$t = R_o C_{iss} \ln(1/(1 - V_T/V_G))$$

$$I_{PK1} = V_G/R_o$$

STATE 2: MOS ACTIVE, JFET ACTIVE

Before proceeding, it is wise to examine an actual device response and make use of available simplifications. Fig. A-2 shows $i_G(t)$ and $i_D(t)$ for a typical power MOSFET driven by a step gate voltage. For truly resistive switching, realize that these waveforms are only mirror images of their voltage counterparts $v_G(t)$ and $v_D(t)$. Using Fig. A-2, applicable gate currents for each of the device states may be listed.



92CS-37484

Fig. A-2 - $i_G(t)$ and $i_D(t)$ for a typical power MOSFET driven by a step gate voltage.

Turn-On

State 1: MOS Off, JFET Off

$$I_{PK1} = V_G/R_o$$

State 2: MOS Active, JFET Active

$$I_{PK2} = (V_G - V_T)/R_o$$

State 3: MOS Active, JFET Saturated

$$I_{PK3} = (V_G - V_G(sat))/R_o$$

Turn-Off

State 4: MOS Saturated, JFET Saturated

$$I_{PK4} = V_G/R_o$$

State 5: MOS Active, JFET Saturated

$$I_{PK5} = V_G(sat)/R_o$$

State 6: MOS Active, JFET Active

$$I_{PK6} = V_G(sat)/R_o$$

The equivalent circuit of Fig. A-1 predicts that:

$$dv_D/dt = -g_m R_L (V_G - V_T) e^{-t/T_1} / T_1$$

where $T_1 = R_o C_{GS} + (1 + g_m/g_{mJ}) R_o C_x$

Note that $g_m R_L (V_G - V_T)$ is usually an order of magnitude greater than V_{DD} , indicating that the drain voltage is discharging toward a very large negative value. The device operation, then, is on the early, almost linear, portion of the exponential, where e^{-t/T_1} approximates unity. The drain current of Fig. A-2, and hence the drain voltage, does indeed exhibit a linear decrease with time.

Thus, for state 2:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_x(1 + g_m/g_{mJ})]}{g_m R_L I_{PK2}}$$

where $I_{PK2} = (V_G - V_T)/R_o$

STATE 3: MOS ACTIVE, JFET SATURATED

Because of the Miller effect, the gate voltage and, hence, the gate current, is almost constant during the tail time. The equivalent circuit then predicts:

$$\frac{dv_D}{dt} = \frac{g_m R_L I_G}{C_{GS} + (1 + g_m R_L) C_x} = \frac{I_G}{C_x}$$

$$I_G = I_{PK3} = (V_G - V_G(sat))/R_o$$

$$\text{and } t = \frac{(V_{DK} - V_D(sat)) C_x}{I_{PK3}}$$

STATE 4: MOS SATURATED, JFET SATURATED (TURN-OFF)

Both equivalent-circuit generators are short circuits, and the gate drive is discharging C_x in parallel with C_{GS} through R_o .

$$t = R_o (C_{GS} + C_x) \ln[V_G/V_G(sat)]$$

$$I_{PK4} = V_G/R_o$$

Application Note 7260.1

APPENDIX A (Cont'd)

STATE 5: MOS ACTIVE, JFET SATURATED

The JFET current generator $v_x g_{mj}$ remains shorted and the MOS generator, $v_G g_m$, is operative.

$$t = \frac{(V_{DK} - V_D[\text{sat}])C_x}{I_{PK5}}$$

$$I_{PK5} = V_G(\text{sat})/R_o$$

STATE 6: MOS ACTIVE, JFET ACTIVE

The Miller effect is now reduced by the activation of $V_G g_{mj}$, and the equivalent circuit predicts:

$$t = \frac{[V_{DD} - V_{DK}][C_{GS} + C_x(1 + g_m/g_{mj})]}{g_m R_L I_{PK6}}$$

$$I_{PK6} = V_G(\text{sat})/R_o$$

APPENDIX B - ESTIMATING R_o FOR SOME TYPICAL GATE-DRIVE CIRCUITS

CASE 1: TYPICAL PULSE-GENERATOR DRIVE, FIG. B-1




Fig. B-1 - Typical pulse-generator drive circuit.

Turn-On and Turn-Off

$$R_o = R_{GEN}R_{GS}/(R_{GEN} + R_{GS})$$

For the typical case where $R_{GEN} = 50$ ohms, and a coaxial-cable termination of 50 ohms, $R_o = 25$ ohms and $V_G = V_{GEN}/2$

CASE 2: VOLTAGE-FOLLOWER GATE DRIVE, FIG. B-2




Fig. B-2 - Voltage-follower gate-drive circuit.

Turn-On

R_o is approximately equal to $1/g_m$ for R_s very much greater than $1/g_m$.

g_m = transconductance of driving MOSFET transistor.

Turn Off

$$R_o = R_s$$

CASE 3: COMMON-SOURCE GATE DRIVE, FIG. B-3




Fig. B-3 - Common-source gate-drive circuit.

Turn-On

$R_o = R_D$ (drain-to-ground capacitance of driving device adds to C_{GS} of driven MOSFET.)

Turn-Off

$R_o = R_{Ds(\text{on})}$ of driving MOSFET

R_o is very much greater than $R_{Ds(\text{on})}$

THE APPLICATION OF CONDUCTIVITY-MODULATED FIELD-EFFECT TRANSISTORS

Author: Jack Wojslawowicz

SUMMARY

The development of conductivity-modulated field-effect transistors, FETs, makes available to the system designer another solid-state device that can be used to implement power switching control. This paper reviews differences between the standard and the newly developed FET. It shows the significant advantages that the conductivity-modulated FET has over the standard FET. Several applications are presented to show that this new type of device works well in practical situations. The relative immaturity of the conductivity-modulated FET may limit its initial utilization. But as the family grows and product innovation and refinement takes place, this newest member of the power semiconductor family will become a viable alternative to the other members.

GENERAL CONSIDERATIONS

The development of the power field-effect transistor has made available to the power-stage designer an entire new family of power semiconductors. Over the past 5 to 6 years, the breadth of product has grown to encompass the requirements of a large number of applications. A limiting factor that has slowed the utilization of power FETs in the high-current, high-voltage applications is the fact that the on-state resistance ($R_{DS(on)}$) in a standard FET is related to its breakdown voltage (BV_{DSS}) by a nearly cubic power, i.e., $R_{DS(on)} \approx BV_{DSS}^{2.8}$. What this implies, as Fig. 1 shows, is that as the breakdown voltage increases, the on-state resistance climbs even faster.

The MOSFET on-state resistance is contributed to primarily by three components of the transistor: the MOS channel, the neck region, and the extended drain region. The extended drain region contributes the most to the on-state resistance in high-voltage MOSFETs. To achieve a lower on-state resistance at a given blocking voltage, the usual technique is simply to make the die larger. However, increasing the die size has its limitations from a manufacturing point of view, since MOSFETs, with their very fine horizontal geometries, are highly defect-yield sensitive. As die size increases, the likelihood of a defect resulting in a nonfunctional part increases exponentially. This tendency, combined with a smaller number of parts per wafer, limits the availability of low-on-state-resistance, high-voltage MOSFETs.

A change in the horizontal geometry of the MOSFET can lower the specific on-state resistance per unit area. By using more channel width with smaller source cells placed closer together, a reduction in on-state resistance can be achieved. A limitation on how close these cells can be placed arises from a possible localization of field concentrations that will limit the voltage breakdown of the structure to less than the theoretical rating due only to impurity concentrations. Therefore, for a given breakdown voltage, there exists a minimum spacing of the cell structure. Generally, the higher the required breakdown voltage, the further apart the cells must be placed.

As stated earlier, the extended drain region of the MOSFET generally contributes the most to the on-state resistance in high-voltage MOSFETs. As the required blocking voltage is increased, this region must be made thicker and more lightly doped to be able to support the desired voltage. It is this region's contribution to on-state resistance that the conductivity-modulated field-effect transistor drastically reduces. This reduction occurs as the result of the injection of minority carriers from the substrate and, in specific on-state resistance per unit area, is about 10 times less than in a standard MOSFET at the 400-volt BV_{DSS} level, as shown in Fig. 1.

Further analysis has shown that the specific on-state resistance may be nearly independent of blocking-voltage level. This finding implies that at a BV_{DSS} of 1000 volts, the reduction in conductivity-modulated FETs over the standard MOSFETs could be perhaps 50 to 1. These reductions in on-state resistance per unit area that the conductivity-modulated FETs can achieve present the possibility that high-voltage high-current FET-type devices can become more readily available because of the smaller die sizes associated with conductivity-modulated FETs.




Fig. 1 - Specific on-resistance of p and n-channel MOSFETs and conductivity-modulated FETs versus forward blocking voltage.

92CS-38646

COMPARISON OF STANDARD AND CONDUCTIVITY-MODULATED FETs

Standard and conductivity-modulated FETs share some characteristics, but are substantially different in others. Shown in Table I is a listing of the major characteristics that make the conductivity-modulated FETs unique among power semiconductor families. Foremost, it is a voltage-gated device; its input characteristics are similar to standard power MOSFETs of comparable chip size. Very little drive power is required at low to moderate switching frequencies. The device remains under the control of the gate within its normal operating conditions. It exhibits the normal linear mode as well as the fully saturated on-state of conventional power MOSFETs. When the gate voltage is removed, the device turns off, unlike the thyristor family of power semiconductors, which must be either externally or naturally (internally) commutated.

Table I - Conductivity-Modulated FET Characteristics

Voltage Gated	—	Small gate power required. Similar to standard power MOSFET.
Turn Off	—	When gate drive is removed... Unlike an SCR!
Nonlinear On-State Voltage Drop	—	Like that of an SCR.
Turn On Speed	—	Fast! - Comparable to a standard power MOSFET.
Turn-Off Speed	—	Slow! - Comparable to a bipolar transistor.
Temperature Independent On-State Voltage Drop	—	Unlike the typical 2x variation of a power MOSFET.

The on-state voltage drop or resistance characteristic of a conductivity-modulated FET is markedly different from that of a standard power MOSFET, and is similar to that of a thyristor family member, the SCR. There is an offset voltage component (typically 0.6 volt) due to the p-n junction on the drain side, and a somewhat nonlinear resistive component, both of which are in series between the drain and source terminals. This series arrangement results in a highly nonlinear equivalent resistance, unlike the linear resistive characteristic of $V_{DS(on)}$ of a standard FET.

The structure of the conductivity-modulated FET operates during its turn on just as a standard FET does, hence its turn-on speed is very similar to that of a standard FET. With its high input impedance and its short propagation delay, the turn-on transition of the conductivity-modulated FET, as well as the standard power FET, is easily controlled by the gate driving circuit. This characteristic allows the designer the ability to control EMI and RFI generation easily. With other power semiconductors, it may be necessary to employ elaborate circuit schemes to limit rapidly rising in-rush currents.

A significant characteristic that must be considered in power switching applications is that of turn-off speed. The internal action that makes the conductivity-modulated FET such a silicon-efficient device also makes it an inherently

slower device during turn-off. The injection of the minority carriers during the on-state conduction of current results in these carriers being present at the moment of turn-off. Without any way of removing these carriers by external means, they must recombine within the structure itself before the device can revert to its fully off-state condition. The quantity of these carriers and how fast they can deplete themselves determines the turn-off switching speed of the conductivity-modulated FET. This process of recombination is considerably slower than the simple discontinuance of majority carrier flow by which the standard power FET turns off. Hence, again, the conductivity-modulated FET is an inherently slower device. Its turn-off speed lies somewhere between the performance of a thyristor and that of a bipolar transistor.

The final characteristic that makes the conductivity-modulated FET different from a conventional FET is the variance of on-state voltage with temperature. The characteristic of the conductivity-modulated FET is similar to that of an SCR, varying about $-0.6 \text{ mV}/^\circ\text{C}$. The conventional FET has a positive temperature coefficient such that on high-voltage devices the $R_{DS(on)}$ will double from its 25°C value when the junction temperature reaches 150°C . The system designer must take this characteristic into consideration when the heat sink is being designed for the system.

It is these similarities and differences that make the conductivity-modulated FET a unique member of the family of power-semiconductor switching devices. Applications of this alternative power switching device invariably make use of one or more of its unique characteristics.

APPLICATIONS

Automotive Ignition

An application that can take advantage of the low drive-power capability of the conductivity-modulated FET is the electronic automotive ignition system. In Fig. 2, the control IC takes the signal from the pickup coil located in the distributor and regulates the current through the ignition coil. At the proper time, the IC removes base drive from the bipolar transistor, which all systems currently employ as their coil driver. This removal of base drive allows the transistor to shut off which, in turn, causes a rapid decrease in the ignition-coil primary current. As the primary current decreases to zero, the energy stored in the field surrounding the primary is transferred to the secondary coil. The secondary coil, consisting of many more turns than the primary, transforms this energy into a higher voltage, resulting in a spark being generated in the cylinder. The control IC determines when this spark occurs, so as to derive usable power. With the use of a bipolar transistor, it is estimated that approximately two-thirds of the power dissipation that occurs in the control IC is the result of the need to be able to drive the required base current of the ignition output transistor. The high-impedance input of the conductivity-modulated FET virtually eliminates the base-current drive dissipation of the control IC.

With improved silicon usage, the conductivity-modulated FET brings to power semiconductor switching devices the die size necessary to attain the required voltage and current-handling capabilities of the electronic ignition. This smaller-sized die makes possible smaller modules, whether they be hybrid or standard PC-based systems, than those currently implemented with bipolar-transistor technology.

Application Note 7332.1




Fig. 2 - Typical ignition system.

Brushless DC Motors

Another emerging application that can make use of conductivity-modulated FETs is the emerging field of brushless dc motors. In this class of application, the solid-state devices are used to electronically switch the voltage to the multiplicity of windings that are employed. The motor consists of an armature that has a number of N and S poles consisting of high-strength permanent magnets. The stator

is made up of the multiplicity of windings that were mentioned above; the windings are spaced incrementally about the outside frame of the housing. The voltages to these windings are all electronically switched to create a rotating magnetic field. The armature then rotates to maintain its relative position within the moving magnetic field. The switching of the voltage on the stator windings is done by means of power semiconductor devices. A basic block diagram of such a system is shown in Fig. 3.




Fig. 3 - Control circuit for three-phase brushless dc motor.

The operating frequency and the "dead time" are the limitations placed on this system when conductivity-modulated FETs are used. The inherent lower switching speeds of these types of devices make these limitations necessary. The system is currently limited to the 20 to 30-KHz range, with dead times as low as 1 to 2 microseconds. This characteristic is comparable to many existing bipolar systems.

Improvements in switching speeds will occur as the conductivity-modulated FET matures. It is, however, unlikely that they will ever have the same switching speeds as standard power FETs. This limitation prohibits their use in some of the newer higher-frequency power supplies being designed now with conventional FETs. However, in higher-power supplies, where conventional FETs must be paralleled to achieve a low enough $R_{DS(on)}$ for good efficiency, the conductivity-modulated FET may present a viable alternative with its smaller die size. Although the operating frequency of the system may have to be compromised to use them.

CONCLUSION

The conductivity-modulated FET represents a progression in the ever-advancing state-of-the-art development that occurs in the world of solid-state devices. The unique structure of these devices presents characteristics that make them equivalent in many ways to conventional FETs but superior in other ways. The system designer must take into account these similar and dissimilar characteristics to properly use them. The capabilities of the conductivity-modulated FETs allow them to make inroads into

applications currently served by bipolar transistors, and in some cases conventional power FETs. As the devices mature through innovation and product refinement, conductivity-modulated FETs will become vital members of the family of solid-state power-semiconductor devices.

BIBLIOGRAPHY

1. J.P. Russell, L.A. Goodman, A.M. Goodman, and J.M. Neilson, "**The COMFET - A New High Conductance MOS-Gated Device,**" IEEE Electron Device Letters EDL-4, 1983, pg. 63-65
2. A.M. Goodman, J.P. Russell, L.A. Goodman, C.J. Nuese, and J.M. Neilson, "**Improved COMFETs with Fast Switching Speeds and High Current Capability,**" Proceeding of the IEEE International Electron Devices Mtg., Dec. 1983, pg. 79-83
3. B.J. Baliga and Marvin Smith, "**Modulated Conductivity Devices Reduce Switching Losses,**" EDN, Sept. 29, 1983, pg. 153-162
4. M. Smith, W. Sahm, and S. Bahu, "**Insulated Gate Transistors Simplify AC-Motor Speed Control,**" EDN, Feb. 9, 1984, pg. 181-200
5. B.J. Baliga, M.S. Adler, R.P. Love, P.V. Gray, and N.D. Zammer, "**The Insulated Gated Transistor a New Three Terminal MOS-Controlled Bipolar Power Device,**" IEEE Transactions on Electron Devices, Vol. ED-31 No. 6, June 1984, pg. 821-828

AN8602.1 August 1991

Harris COMFET

THE COMFET - A NEW HIGH CONDUCTANCE MOS-GATED DEVICE

Author: J.P. Russell, A.M. Goodman, L.A. Goodman and J.M. Neilson

ABSTRACT


A new MOS gate-controlled power switch with a very low on-resistance is described. The fabrication process is similar to that of an n-channel power MOSFET but employs an n⁻-epitaxial layer grown on a p⁺ substrate. In operation, the epitaxial region is conductivity modulated (by excess holes and electrons) thereby eliminating a major component of the on-resistance. For example, on-resistance values have been reduced by a factor of about 10 compared with those of conventional n-channel power MOSFETs of comparable size and voltage capability.

INTRODUCTION

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times, and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,¹⁻³ thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. In this letter, we describe the fabrication and characteristics of a new vertical power MOSFET structure that provides an on-resistance value about 10 times smaller than that of conventional power MOSFETs of the same size and voltage capability. In this device, the conductivity of the epitaxial drain region of a conventional MOSFET is dramatically increased (modulated) by injected carriers; this mechanism results in a significant reduction in the device on-resistance and leads to the acronym COMFET (Conductivity-Modulated FET).


This device, while similar in structure to the MOS-gated thyristor,^{4, 5} is different in a fundamental way; it maintains gate control (doesn't latch) over a wide range of anode current and voltage.⁶ The structure and the equivalent circuit for the COMFET are shown in Fig. 1(a) and (b); they are similar to those of a MOS-gated thyristor, except for the presence of the shunting resistance R_s in each unit cell. The fabrication is like that of a standard n-channel power MOSFET except that the n⁻-epitaxial Si layer is grown on a p⁺ substrate instead of an n⁺ substrate. The heavily doped p⁺ region in the center of each unit cell, combined with the sintered aluminum contact shorting the n⁺ and p⁺ regions, provides the shunting resistance shown in Fig. 1(b). This has the effect of lowering the current gain of the n-p-n transistor (α_{n-p-n}) so that $\alpha_{n-p-n} + \alpha_{p-n-p} < 1$. Thus latching is prevented and gate control is maintained within a large operating range of anode voltage and current.⁶

In the remainder of this note we describe the operation and characteristics of this device.



REGION	THICKNESS (μm)
EPI	60-62
N ⁺	1.0-1.5
p ⁻	3.5-4.0
p ⁺	5.0-5.5

a) STRUCTURE




b) EQUIVALENT CIRCUIT


Fig. 1 - (a) Schematic diagram of COMFET structure; (b) Equivalent circuit.

DEVICE OPERATION

The COMFET is a four-layer (n-p-n-p) device with an MOS-gated channel connecting the two n-type regions. In the normal mode of operation, a positive voltage is applied to the anode (A) relative to the cathode (K). When the gate (G) is at zero potential with respect to K, no anode current (i_A) flows for anode voltage v_A below the breakdown level V_{BF} . When $v_A < V_{BF}$ and the gate voltage is larger than the threshold value V_{th} , electrons pass into the n⁻-region (base of the p-n-p transistor). These electrons lower the potential of the n⁻-region, forward biasing the p⁺-n⁻ (substrate-epi-layer) junction, thereby causing holes to be injected from the p⁺ substrate into the n⁻ epi-layer region. The excess electrons and holes modulate the conductivity of the high-resistivity n⁻ region, which dramatically reduces the on-resistance of the device. During normal operation, the shunting resistor (R_s) keeps the emitter current of the n-p-n transistor very low, which keeps α_{n-p-n} very low. However, for sufficiently large i_A , significant emitter injection may occur in the n-p-n transistor, causing α_{n-p-n} to increase; in this case the four-layer device may latch, accompanied by loss of control by the MOS gate. In this event, the device may be turned off by lowering i_A below some "holding" value, as is typical of a thyristor.



a) MOSFET - Like Characteristic



b) COMFET $i(v)$ with $v_g = 20V$

Fig. 2 - (a) MOSFET-like characteristic; (b) COMFET $i(v)$ with $v_g = 20V$.

DEVICE CHARACTERIZATION

Two different lots of COMFET structures, consisting of about 10 wafers/lot, have been successfully prepared to date. From these wafers, 1.5 and 3-mm square devices were fabricated using a standard HEXFET geometry⁷ with a polysilicon gate electrode over an SiO₂ gate dielectric. Several hundred COMFETs were mounted in standard TO-3 and TO-66 packages and characterized under dc and pulsed conditions, as described below.

With zero gate bias, the forward characteristic of a COMFET shows very low current (< 1 nA) up to about 390 V, where it breaks up sharply to much larger current levels with only a slight increase in voltage. If the internal junction between the p⁺ substrate and the n⁻ epitaxial layer had been edge-passivated, a similar reverse breakdown characteristic would be expected. The actual reverse breakdown voltage for our devices was about 100 V because edge passivation was not used.

Fig. 2(a) shows the MOSFET-like transfer characteristics of a COMFET in the low gate-voltage region. A noteworthy feature of the COMFET characteristic is the ~ 0.7 V offset, from the origin, of the steeply rising portion of the $i(v)$ characteristics. This offset is the voltage required to forward bias the p⁺-n⁻ (substrate-epi-layer) junction, and is an integral characteristic of the present device.

Fig. 2(b) shows the $i(v)$ characteristic of a COMFET with $v_g = 20V$, and demonstrates the low on-resistance of the device (~ 0.084 Ω at 20 A). The on-resistance values of nearly all of the many COMFETs fabricated to date have been less than 0.1 Ω (at 20 A) for the 3-mm square devices. Such values compare very favorably with those of conventional power MOS structures, as illustrated in Fig. 3. Here, the open data points (and the upper curve) are from data sheet specifications of commercial power MOSFETs (Harris, IRC, and Motorola). The solid data points (and the lower curve) are those of Baliga, which he labelled "state-of-the-art",³ supplemented with some of the "best" of Harris' commercial




Fig. 3 - Specific on-resistance versus drain-source voltage capability for state-of-the-art power MOSFETs and the COMFET.

and developmental MOSFETs. Note that the on-resistance of the COMFETs is approximately 10 times less than that of a 400-V state-of-the-art MOSFET. Moreover, similarly low on-resistance values should be obtainable from COMFETs designed for higher drain-source voltages. This is due to the fact that the resistance of the modulated region is determined by the concentrations and mobilities of the excess carriers (as in a p-i-n diode)⁸ rather than by the background doping of the layer. In particular, the epi-layer doping and thickness of our present COMFET structures were designed for 600 V, but V_{BF} was limited to 400 V by the edge design of the device. An improved edge design should provide a blocking capability closer to bulk breakdown, without altering the on-resistance of the device. This would make the COMFET on-resistance of less than 0.1 Ω even more attractive for high-voltage applications.

TRANSIENT RESPONSE MEASUREMENT

Switching time measurements under pulsed gate-voltage operation were used to characterize the transient operation of the device. The response of the anode current to a square-wave gate-voltage pulse is comprised of a rapid turn-on (with a typical time less than $1 \mu\text{s}$) and a somewhat slower turn-off. We observed that the turn-off transient consists of an initial "fast" component, followed by a "slow" tail, as shown in Fig. 4.




Fig. 4 - Gate voltage (lower trace) and anode current (upper trace) waveforms for $i_A(\text{max}) = 8 \text{ A}$.

We believe that the initial rapid decay is due to the turn-off of the MOS portion of the equivalent circuit, and the turn-off tail is due to the time required for the excess carriers in the epitaxial drain region to decay. In general, turn-off times in the range of 5 to $20 \mu\text{s}$ were observed, with the precise value depending on circuit conditions and the turn-off time of the gate pulse.

The n-p-n-p structure of the COMFET is similar to that of a thyristor and can be forced to latch under sufficiently high drive conditions. We have observed latching currents in the range 10-30 A in 3-mm square chips. The magnitude of the latching current has been found to depend on both anode voltage and temperature, decreasing with increasing anode voltage or increasing temperature.

More interestingly, the latching current is also strongly influenced by the gate voltage turn-off time. Slow gate turn-off ($\sim 10 \mu\text{s}$) permits anode currents up to 30 A without latching. However, rapid gate turn-off ($\lesssim 1 \mu\text{s}$) leads to latching at a much lower anode current level ($\sim 10 \text{ A}$) in the same device. We believe that latching during rapid turn-off of the gate voltage is due to current being forced through the n-p-n transistor causing α_{n-p-n} to increase, and leading to the condition for latching, $\alpha_{n-p-n} + \alpha_{p-n-p} = 1$. Slow turn-off of the gate voltage prevents this, since the induced channel turns off slowly and partially shunts the n-p-n transistor; the small current through this transistor keeps α_{n-p-n} sufficiently low to avoid latching.

SUMMARY

A new MOS-gate-controlled power device, the COMFET, has been described. The device has the desirable feature of a very low on-resistance similar to that of a thyristor, but is capable of maintaining gate control of the anode current over a wide range of operating conditions. The low on-resistance is due to conductivity modulation of the n⁻ epitaxial layer equivalent to the extended drain in a power MOSFET; this carries with it the penalty of slow switching compared with that of a conventional power MOSFET.

ACKNOWLEDGMENT

The authors gratefully acknowledge the various helpful contributions of C. Nuese, D. Bergman, R. Ford, R. Jarl, G. Looney, P. Robinson, W. Romito, L. Skurkey, R. Stolzenberger, C. Wheatley, J. Wojslawowicz, and the staff of the Integrated Circuit Technology Center at RCA Laboratories.

Added Note: Following submission of this Note, a similar device was described by B. J. Baliga in a presentation on December 14, 1982 at the International Electron Devices Meeting in San Francisco, CA. (B. J. Baliga et al., "The Insulated Gate Rectifier (IGR): A New Power-Switching Device", in IEDM Tech. Dig. 1982, pp 264-267.

REFERENCES

1. M. L. Tarng, "On-Resistance Characterization of VDMOS Power Transistors", in IEDM Tech. Dig., 1981, pp 429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices, Vol. ED-26, p 243, 1979.
3. B. J. Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum, Vol. 18, p 42, Dec. 1981.
4. J. Tihanyi, "Functional Integration of Power MOS and Bipolar Devices", in IEDM Tech. Dig., 1980, p 75-78.
5. L. Leipold et al., "A FET Controlled Thyristor in SiPMOS technology", in IEDM Tech. Dig., 1980, pp 79-82.
6. H. W. Becke and C. F. Wheatley, "Power MOSFET With An Anode Region", U. S. Patent 4,364,073, issued Dec. 14, 1982.
7. H. W. Collins and B. Pelly, "HEXFET, A New Power Technology Cuts On-Resistance, Boosts Ratings", Electron. Des., Vol. 12, p 36, 1979.
8. S. M. Sze, **Physics of Semiconductor Devices**. 2nd Edition, New York; Wiley, 1981, p 120.

IMPROVED COMFETs WITH FAST SWITCHING SPEED AND HIGH-CURRENT CAPABILITY

Author: A.M. Goodman, J.P. Russell, L.A. Goodman, C.J. Nuese and J.M. Neilson

ABSTRACT

Conventional vertical power MOSFETs are limited at high voltages (>500 V) by the appreciable resistance of their epitaxial drain region. In a new MOS-gate controlled device called a COMFET (or an IGR), this limitation is overcome by modulating the conductivity of the resistive drain region, thereby reducing the on-resistance of the device by a factor of at least 10. However, the device previously described is slow in turn-off, having a fall time in the range 8 to 40 μ s.

The purpose of our present work has been to reduce the fall time significantly and to increase the latching current level of the COMFET, while retaining its desirable features. By modification of the epitaxial structure and addition of recombination centers, we have achieved fall times as low as 0.1 μ s and latching currents as high as 50 A, while retaining on-resistance values < 0.2 ohm for a 0.09 cm² chip area. The techniques used for the introduction of recombination centers include electron, gamma-ray, and neutron irradiation, as well as heavy metal doping. For a series of COMFETs (with forward-blocking voltage capabilities of 400-600 V), the fall time can be reduced by more than one order of magnitude with a penalty of less than a 20% increase in on-resistance.

INTRODUCTION

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability,¹⁻³ thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. This limitation has been effectively overcome by the development of a new MOS power device in which the conductivity of the n-type epitaxial drain region is greatly increased (modulated) by the injection of minority carriers from a p-type substrate.⁴⁻⁶ We have called this device a COMFET—an acronym for Conductivity Modulated Field Effect Transistor;⁴ the device has also been called an IGR or insulated gate rectifier.⁵

The devices, as originally described, had most of the advantages of conventional power MOSFETs; in addition, they exhibited more than an order-of-magnitude reduction in high current on-resistance values, permitting improved utilization of silicon chip area. However, they also had two disadvantages:

1. When a COMFET (or IGR) is turned off, the injected minority carriers that remain in the epitaxial drain region decay by recombination with majority carriers at a rate determined by the minority-carrier lifetime, τ . Large values of τ resulted in anode-current fall time, t_f , in the range 8-40 μ s.^{4,5}

2. The maximum operating current is limited by latchup of the parasitic thyristor that is inherent in the device structure. Typical latching current levels of $I_L \lesssim 10$ A were observed in 0.09 cm² area devices when the gate voltage was turned off rapidly (< 1 μ s); for slower gate voltage turnoff (~ 10 μ s), I_L values as high as ~ 30 A were observed.

The purpose of the present work has been to reduce t_f and to increase I_L while retaining the desirable features of the device. By modifying the epitaxial structure and adding recombination centers to the epitaxial drain region, we have achieved t_f values as low as 100 ns and I_L values as high as 50 A with rapid gate voltage turnoff.

MODIFIED STRUCTURE

A schematic diagram of the original COMFET structure⁴ is shown in Fig. 1(a), and the equivalent circuit is shown in Fig. 1(b); they are similar to those of an MOS-gated thyristor




Fig. 1 - (a) Schematic diagram of original COMFET structure. (b) Equivalent circuit. (c) Schematic diagram of modified structure.

except for the presence of the shunting resistance R_s in each unit cell. The fabrication is like that of a standard n-channel power MOSFET, except that the n-epitaxial layer is grown on a p^+ substrate instead of an n^+ substrate. The heavily doped p^+ region in the center of each unit cell, combined with the aluminum contact shorting the n^+ and p^+ regions, provides the shunting resistance R_s . This has the effect of lowering the current gain of the n-p-n transistor in the equivalent circuit so that $\alpha_{npn} + \alpha_{pnp} < 1$, thereby preventing latching over a large operating range of anode voltage v_A and anode current i_A . However, for sufficiently large i_A , emitter injection in the n-p-n transistor will increase, accompanied by an increase in α_{npn} . When $\alpha_{npn} + \alpha_{pnp}$ increases to 1, the four-layer device will latch; the level of i_A at which this occurs is the latching current level, I_L . Thus, it can be seen that a structure modification that lowers α_{pnp} will allow a greater range of i_A (and α_{npn}) without latching; that is, a reduction in α_{pnp} corresponds to an increase in I_L .

The modified structure shown in Fig. 1(c) differs from that in Fig. 1(a) by the addition of a thin ($\sim 10 \mu\text{m}$) layer of n^+ silicon in the epitaxial structure between the n- region and the p^+ substrate. This n^+ layer lowers the emitter injection efficiency of the p-n-p transistor in the equivalent circuit, and results in an increase in I_L by a factor of 2 to 3. In addition, there is also a reduction in t_f .

These results are illustrated in Fig. 2, in which t_f is plotted versus i_A for each device structure. It should be noted that COMFETs with the modified structure can block high voltage only in the forward voltage direction since the emitter junction ($p^+ - n^+$) of the p-n-p transistor breaks down at a low level when the polarity of the applied voltage is reversed.




Fig. 2 - Anode-current fall time t_f versus anode current for original structure and modified structure.

ADDITION OF RECOMBINATION CENTERS

We have used a variety of techniques to add recombination centers to COMFETs; these include high-energy electron, gamma-ray, and fast-neutron irradiation, as well as heavy metal doping. The irradiations were carried out after completion of all of the high-temperature processing steps, but in each case an additional heat treatment was necessary to stabilize the devices by annealing out gate-oxide charge, as well as those radiation-induced defects in the silicon (recombination centers) that would otherwise anneal out slowly at the device operating temperature.⁷ Typical values of t_f of the order of $1 \mu\text{s}$ or less were achievable using any of the techniques.




Fig. 3 - Anode-current fall time t_f versus anode current for an as-fabricated device and after 14 MeV neutron irradiation (10^{13} n/cm^2) followed by annealing at 300°C .

An example of the variation of t_f with i_A (1) as fabricated and (2) after irradiation with 14 MeV neutrons and annealing is shown in Fig. 3. Here, the neutron fluence was $\sim 10^{13} \text{ n/cm}^2$; this was followed by annealing at 300°C . Note that t_f has not only been drastically reduced, but is virtually constant at $\sim 0.6 \mu\text{s}$; i.e., almost independent of i_A .

It is possible to lower t_f still further by appropriate irradiation and annealing or by heavy metal doping procedures, although this is not necessarily desirable for reasons that are discussed below. The smallest values of t_f that we have obtained for fully stabilized COMFETs are in the range 100 to 200 ns. This is illustrated in Fig. 4.





Fig. 4 - COMFET anode current and gate voltage waveforms.

The reduction in minority-carrier lifetime that allows faster switching also carries with it a penalty—higher forward voltage drop when the device is turned on; i.e., higher on-resistance. Since, in the forward conduction of a COMFET, current and voltage are not linearly related, it is necessary to specify a current level at which to compare on-resistance values of different devices. In Fig. 5 we plot the on-resistance (at $i_A=20 \text{ A}$) of a series of devices with 0.09 cm^2 chip area against their t_f values after irradiation and annealing. All t_f values shown were obtained at $i_A=5 \text{ A}$; for the devices with short switching times, t_f is virtually independent of i_A . Clearly, there is a tradeoff involved, and the optimum choice of a value for t_f and the corresponding




Fig. 5 - On-resistance versus anode-current fall time t_f for a series of COMFETs after various irradiation and annealing treatments.

on-resistance value will depend, to some extent, on the intended application. However, even for the shortest switching times shown (100 ns), the on-resistance value of 0.2 ohm is approximately an order-of-magnitude less than that of comparably-sized n-channel MOSFETs.

TEMPERATURE DEPENDENCE OF t_f AND I_L

All of the device performance data presented thus far have been measured at room temperature. However, power devices are often operated at elevated temperatures, and it is important to determine how their performance varies with temperature. In Fig. 6 the variation of t_f and I_L for a device




Fig. 6 - Variation of anode-current fall time t_f and latching current I_L with temperature.

that has been irradiated and annealed is plotted versus temperature in the range 25 to 150°C. This behavior is typical of all of the devices we have tested; i.e., t_f increases and I_L decreases with increasing temperature, both by a factor of between 2 and 3 in the interval 25°C to 150°C.

SUMMARY

By modification of the epitaxial structure of the COMFET and the addition of recombination centers, we have achieved anode-current fall times as low as 100 ns in COMFETs with latching currents as high as 50 A for a 0.09 cm² chip area. We have described the tradeoff between on-resistance and anode-current fall time that may be obtained, and have demonstrated the variation of anode-current fall time and latching current with operating temperature.

ACKNOWLEDGMENT

The authors are indebted to D. Bergman, R. Ford, F. DiGeronimo, G. Looney, P. Robinson, W. Romito, L. Skurkey, M. Snowden, R. Stolzenberger, and the staff of the Integrated Circuit Technology Center at RCA Laboratories for their various contributions to the fabrication and characterization of the COMFETs. A special thank you goes to F. Taft, Z. Streletz, and H. Hendel who carried out the device irradiations.

REFERENCES

1. M. L. Tarnig, "On-Resistance Characterization of VDMOS Power Transistors", IEDM Tech. Dig., 1981, pp 429-433.
2. C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices **ED-26**, p 243, (1979).
3. B. Jayant Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum **18**, p 42 (Dec. 1981).
4. J. P. Russell, A. M. Goodman, L. A. Goodman and J. M. Neilson, "The COMFET—A New High Conductance MOS-Gated Device", IEEE Electron Device Letters **EDL-4**, pp 63-65 (1983).
5. B. J. Baliga, M. S. Adler, P. V. Gray, R. P. Love and N. Zommer, "The Insulated Gate Rectifier (IGR): A New Power Switching Device", IEDM Tech. Dig., 1982, pp 264-267.
6. H. W. Becke and C. F. Wheatley, "Power MOSFET With An Anode Region", U. S. Patent 4,364,073, issued Dec. 1982.
7. S. K. Ghandi, **Semiconductor Power Devices** (John Wiley, New York, 1977) p 296.

AN8610.1 August 1991

Harris SPICE II

SPICING-UP SPICE II SOFTWARE FOR POWER MOSFET MODELING

Author: C.F. Wheatley, Jr., H.R. Ronan, Jr., G.M. Dolny

The SPICE II simulation software package is familiar to most designers working in computer-aided design of integrated circuits. Developed by L. W. Nagel in 1973, SPICE II has become a widely available, well-understood design tool for IC modeling and analysis. But, SPICE II has a shortcoming: its standard simulation programs were developed when all MOSFETs were low-power devices. Power MOS devices are growing in use today, both as discrete components and, potentially, as output stages of power integrated circuits. SPICE II in its current form doesn't recognize these new developments. Its built-in FET models aren't able to simulate all the modes of new power MOS device operation. For example, SPICE II doesn't recognize the way a power MOSFET's internal capacitances change with bias conditions, the presence of a cascode JFET that complicates both static and dynamic operation, or the presence of a parasitic body diode that affects operation in the third quadrant. Without this information, SPICE II will predict power MOSFET performance that is incorrect.

Since SPICE II's internal device models can't be easily changed for all existing copies, we looked for another approach to update the capabilities of this widely used simulation package in its standard form. Adding a "subcircuit" of external components that complement the devices within the SPICE II software, so as to form a true, equivalent circuit of a power MOSFET, is the answer.

The subcircuit works nicely with the standard SPICE II software, providing a model with all the terminal characteristics of a power MOSFET. Parameters of the subcircuit model can be determined from simple terminal measurements or from standard data sheets, using the algorithmic and empirical approach described below. Once these parameters are in place, SPICE II can be used to accurately simulate either p-channel or n-channel power MOSFET devices over a wide range of currents and voltages. The subcircuit functions as an embedded subroutine, so it can be used repetitively for any number of power MOSFETs in a design. This technique can be used to model power MOSFETs with any version of the SPICE II program presently available, without any modifications to its internal source code. The technique can also be used with other commercially available or in-house-developed circuit simulators.

Modeling The Power MOSFET

A cross-sectional view of a cell of a Harris IRF130 power MOSFET is shown in Fig. 1. The easiest way to understand its electrical characteristics is to think of it as a vertical JFET, driven in cascode from a low-voltage lateral MOSFET.^{1,2} When the gate is positively biased with respect

to the n-bulk, an accumulation layer forms in the n-region beneath the gate. This layer acts as the drain of the lateral MOSFET, as well as the source of the vertical JFET. The JFET channel is the n-region between the two p-type body diffusions, which act as the gate of the JFET. The JFET drain is the n+ bulk, usually thought of as the power MOSFET drain.

When you look at the power MOSFET this way, it becomes possible to use the standard SPICE II built-in device models, because SPICE II can simulate both the vertical JFET and the lateral MOSFET. When we use the subcircuit to add the rest of the Harris IRF130 power MOSFET to these SPICE II-simulated devices, we get a satisfactory equivalent circuit, shown in Fig. 2.

The gate-to-source capacitance of the Harris IRF130 power MOSFET is represented by C21. It is really a composite of two capacitances. The first is formed between the polysilicon gate and source metal (with the thick oxide as a dielectric). The second is formed between the gate and the n+ source (with the thin oxide acting as the dielectric). The value of C21 is essentially unchanged by voltage or current.

Capacitor C24 is formed between the power MOSFET gate and the accumulation layer, with the thin gate oxide as a dielectric. So long as the gate is positive with respect to the n-neck region, the accumulation layer exists and C24 doesn't change. But, if the external drain voltage (less the IR voltage drop across the n-drift region) approaches the gate voltage, the accumulation layer starts to disappear. When that happens, C24 abruptly drops in value. This sudden change has to be taken into consideration.




Fig. 1 - A cross-sectional view shows the physical make-up of the lateral low-voltage MOSFET and vertical JFET that operate in cascode as the power MOSFET.




Fig. 2 - The equivalent circuit of the power MOSFET is made by combining SPICE II model elements with software-specified components on a "subcircuit."

Capacitor C23 represents the gate-to-drain capacitance of the Harris IRF130 power MOSFET. Because the accumulation layer normally acts as an electrostatic shield, C23 has no significance until the layer ceases to exist under the conditions just described. When it does disappear, the effect upon C23 is abrupt, and also has to be taken into consideration. The sudden changes in C24 and C23 cannot be easily modeled with the standard SPICE II software.

Fig. 2 illustrates what happens: If the JFET source voltage (node 4) is very low compared to its pinch-off voltage, the JFET will be highly conductive, tightly coupling C24 to the JFET drain (which is also the drain of the Harris IRF130 power MOSFET). However, as the node 4 voltage approaches the pinch-off voltage (V_{pinch}) of the JFET, it operates in a constant-current mode. This action decouples C24 from the JFET drain, making possible a much faster slew-rate, determined by C23. If the node 4 voltage is allowed to exceed V_{pinch} of the JFET, errors will exist in the output waveforms predicted by the standard SPICE II model.

To correct the situation, the added subcircuit includes a current-controlled current source, F_{dschrg} , and a current-sense network containing D1. If node 4 voltage begins to exceed V_{pinch} of the JFET, D1 conducts, and its current is sensed at V_{meas} . The high-gain current source F_{dschrg} is turned-on rapidly and partially discharges C24, pinning node 4 voltage at the pinch-off voltage of the JFET. In setting up the parameters of the subcircuit, the ideality factor of D1 is set at 0.03 to assure that node 4 voltage will never exceed V_{pinch} of the JFET by more than a few millivolts. This condition results in waveform predictions from the SPICE II model that represent the true characteristics of the power MOSFET.

The body diode (D_{body} in Fig. 2) is formed by the drain-to-body diffusion pn junction of the Harris IRF130 power MOSFET. D_{body} is added as an external component in the subcircuit because the built-in gate-to-drain diode of the SPICE II JFET model is inconvenient when it comes to

modeling third-quadrant conduction of a power MOSFET. We want most of the third-quadrant current to flow in D_{body} . So, we effectively delete the SPICE II model's built-in diode by setting its saturation current parameter to an artificially low value, such as 10^{-20} ampere.

Avalanche breakdown of a power MOSFET such as the Harris IRF130 is best simulated by adding a clamp circuit, such as diode D_{break} , Fig. 2, to the subcircuit in series with a voltage source, V_{break} in Fig. 2. This arrangement yields a better "fit" between predicted and measured breakdown characteristics of power MOSFETs. Convergence properties are also improved, compared to the implicit-diode-breakdown models built into SPICE II.

To round-out the subcircuit, a resistor value is chosen for the JFET drain of the SPICE II model to represent the series resistance of the n-drain region of the Harris IRF130 power MOSFET.³ We also add resistor R_{source} to represent the series source resistance of the Harris IRF130 power MOSFET: a composite of resistances in the n+ source region, contact resistance, and source-metal series resistance. Finally, we add inductor L_{source} to represent the source inductance of the power MOSFET contributed by the source metallization and bond wires.

Choosing Parameters to Simulate A Power MOSFET

To accurately simulate the terminal characteristics of the physical power MOSFET you are working with, you will need to adjust the SPICE II model parameters and select subcircuit component values. Look first at adjustment of the SPICE II model. The static current-voltage characteristics of the power MOSFET are determined by the low-voltage lateral MOSFET included in the SPICE II model; Fig. 2. In saturation (large values of V_{DS}), the lateral MOSFET device is modeled according to the following equation:

$$I_{DS} = \frac{(K_p)W(V_{GS} - V_{TO})^2}{2L}$$

where

- K_p = process transconductance parameter
- V_{TO} = threshold voltage
- $W = L = 1 \mu m$ (fixed in this Note for convenience).
- I_{DS} = MOSFET drain current
- V_{GS} = MOSFET gate-to-source voltage

Continuing with the example device, the Harris IRF130 power MOSFET, a plot of the square root of I_{DS} versus gate voltage (V_{GS}) provides the curves shown in Fig. 3 for $V_{DS} = 10$ volts. These curves provide the process transconductance parameter, $(K_p/2)^{0.5}$, and threshold voltage, V_{TO} , directly. This data can then be used to find the value of source resistance, R_{source} . This series resistance is important because it causes the curve produced by plotting the square root of I_{DS} versus V_{GS} to depart from linearity at high current levels. Departure at very low current levels is caused by subthreshold conduction, which we ignore in this model.

To find the JFET drain resistance, we use the value of source resistance, R_{source} , and plots of I_{DS} versus V_{DS} for operation in the linear region, as shown in Fig. 4.

To find the current, resistance and capacitance parameters of the body diode (D_{body} in Fig. 2), first plot log I_{DS} versus V_{DS} , as shown in Fig. 5, holding the gate voltage, V_{GS} , negative for third-quadrant operation; i.e., where V_{DS} is less

Application Note 8610.1




Fig. 3 - This plot of the square root of drain current vs gate voltage defines the threshold voltage, V_{T0} , $(K_P/2)^{0.5}$, and R_{source} for the power MOSFET.




Fig. 4 - Drain current vs drain voltage of the power MOSFET plotted using constant gate voltages. This curve defines the on resistance of the device.




Fig. 5 - This plot of $\log I_D$ vs V_{DS} in third-quadrant operation of the power MOSFET defines I_s and R_s of the parasitic body diode, D_{body} .

than 0. This plot gives the saturation current and resistance of D_{body} . The minority-carrier transit-time parameter (T_T) of the SPICE II program is chosen to provide the best fit to measured transient reverse-recovery data. The junction capacitance value of D_{body} is equal to the power MOSFET device output capacitance, C_{OSS} , at zero volts. This value can be obtained from the device data sheet, or by bridge measurement. It is usually specified at 25 volts, and may be converted to zero volts by multiplying by 6.

To properly simulate avalanche breakdown voltage with the added clamp circuit (diode D_{break} and voltage source V_{break} in Fig. 2), first set the voltage level of V_{break} equal to the measured value of drain breakdown voltage. Then, adjust the SPICE II model parameters I_s , N , and R_s for D_{break} to obtain the best fit to the measured breakdown voltage curve.

Selection of capacitors C_{21} , C_{23} , and C_{24} , and the parameters of the JFET (all shown in Fig. 2), can be made using the curves of Fig. 6. This is a plot of drain and gate voltage versus time for a power MOSFET driven with constant gate current (I_G).¹ The initial slope of the V_{GS} curve defines C_{21} (since for any value of gate voltage, V_{GS} , less than threshold voltage, V_{T0} , the power MOSFET is in its off-state, so that the gate-to-source capacitance, C_{21} , charges linearly under constant-current conditions). As V_{T0} is reached, the low-voltage lateral MOSFET (Fig. 2) turns on, and its drain voltage drops toward its minimum value.




Fig. 6 - Plotting drain and gate voltages of the power MOSFET vs time determines the values of C_{21} , C_{23} , C_{24} , and V_{pinch} .

At the outset, the JFET is operating beyond pinch-off, and the slope of the V_{DS} -versus-time curve is controlled by C_{23} . However, when the drain voltage falls below V_{pinch} , the JFET conducts, strongly coupling C_{24} to the JFET drain and greatly reducing the drain voltage slew rate. Thus, the value of C_{23} can be approximated from the steep slope of the V_{DS}

Application Note 8610.1

curve in Fig. 6, while the value of $C21+C23+C24$ corresponds to the labelled V_{GS} slope. These values can be adjusted slightly to give the best slope fit. A trial value of V_{pinch} (and V_{TO}) is given by the labelled intercept of the V_{DS} curve. Adjustments of this value will control the length of the gate plateau voltage needed to complete the curve fit.

Table I lists the preferred algorithm for parameter extraction; Table II summarizes the required empirical inputs. Together, these tables will aid in setting up the parameters for evaluation of a power MOSFET with SPICE II and the subcircuit. As an example, Table III summarizes the input parameters for the SPICE II model and subcircuit, determined for the Harris IRF130 power MOSFET, using the approach just described. The IRF130 is rated at 14 amperes and has a 100-volt blocking capability.

Table I - Preferred Algorithm for Parameter Extraction

1. Determine K_P of lateral MOS
2. Determine V_{TO} of lateral MOS
3. Determine $C21$
4. Determine $C21 + C23 + C24$
5. Determine R_{source} and JFET drain resistance
6. Assign beta of JFET = $100 \times K_P$ of lateral MOS
7. Use trial V_{pinch}
8. Use trial $C23$ and calculate $C24$
9. Curve fit for slope by repeating step 8 with different values of $C23$.
10. Adjust V_{pinch} and V_{TO} of JFET to fix gate-voltage plateau

Table II — Empirical Inputs

MOSFET	Enhancement mode; $W = L = 1 \mu\text{m}$; K_P (Fig. 3); V_{TO} (Fig. 3); C 's = 0; $T_{ox} = 1E6 \mu\text{m}$
JFET	Depletion mode; area factor = 1; Beta = $100 K_P$ (Fig. 3); $V_{TO} = -V_{pinch}$ (Fig. 6); C 's = diode lifetime = 0; diode ideality factor = 1.0; $I_s = 1E - 20$; R_D (Fig. 4)
D_{body}	I_s from Fig. 5; Ideality Factor = 1.0; R_s from Fig. 5 (must be very much smaller than R_D); C (from C_{oss}); lifetime = best fit to T_{rr}
D_{break}	I_s = arbitrary; C = lifetime = 0; ideality factor = best low-current fit; R = best high-current fit
$D1$	$I_s = 1E - 13$; C = lifetime = 0; ideality factor = 0.03; $R_s = 1$
R_{source}	Fig. 3
L_{source}	Approx. $(5L)\ln(4L/d)$ nH; L and d are source wire inches
V_{pinch}	Fig. 6
V_{break}	Avalanche voltage
$C21$	Fig. 6
$C23$	Fig. 6
$C24$	Fig. 6

Table III - Input Parameters of IRF130 to SPICE Model

SPICE Parameter	Harris IRF130 Value
Lateral MOS	
Model Level	1
T_{ox}	$1E06 \mu$
V_{TO}	3.4 V
K_P	6.4 A/V^2
W, L	1.0μ
Vertical JFET	
JMOD Area	1
V_{TO}	-6.4 V
Beta	640
I_s	10^{-20}
R_D	$42.15 \times 10^{-3} \text{ ohm}$
D_{body}	
C_{JO}	1650 pF
IT	70×10^{-9}
I_s	3×10^{-12}
R_s	$2.5 \times 10^{-3} \text{ ohm}$
Passive Elements	
$C21$	900 pF
$C23$	40 pF
$C24$	1360 pF
R_{source}	$17.5 \times 10^{-3} \text{ ohms}$
L_{source}	$7.5 \times 10^{-9} \text{ H}$
V_{break}	117 Volts

Implementing The Subcircuit in SPICE II

Table IV is the input listing for the implementation of the power MOSFET subcircuit in SPICE II software. Nodes are identified for drain, gate, and source of the power MOSFET. The subcircuit then "hooks" to these nodes wherever specified in the SPICE II simulation. Any number of power MOSFETs can be specified. The parameters listed are for an IRF130 power MOSFET.

The Results

The real test of the enhanced SPICE II model is how closely its predicted performance compares with actual measurements. Using the input parameters for the Harris IRF130 device example given in Table III, we calculated transfer and output curves for the model. These curves were then compared against measured static data. Figs. 7 and 8 show the precise fit between predicted and measured static data, even at low values of drain voltage.

To see how the model performs in dynamic prediction, we simulated first-quadrant operation (including avalanche mode) and third-quadrant operation for the Harris IRF130 power MOSFET. Once again, the predicted performance of the enhanced SPICE II model fits actual measurements satisfactorily over the entire operating range of the Harris IRF130, as shown in Figs. 9 and 10.

To compare calculated switching performance versus actual measurement on the Harris IRF130, we used the enhanced SPICE II model to generate switching curves. Fig. 11 shows drain and gate voltages versus time with a constant gate-current drive. Fig. 12 shows drain and gate voltages versus time for a step gate-voltage input. Actual measured data was then taken and overlaid on the points predicted by the enhanced SPICE II model. Again, the fit was accurate in each case.

Application Note 8610.1

Table IV - Input Listing of Subcircuit Model
Listed Parameters Valid for a Harris IRF130 Power MOSFET

```

* THIS IS THE POWER MOS SUBCIRCUIT
* NODE 3 IS THE POWERMOS DRAIN
* NODE 2 IS THE POWERMOS GATE
* NODE 11 IS THE POWERMOS SOURCE
*
*
.OPTIONS NOMOD NOLIST NOACCT NONODE LIMPTS=250 GMIN=1.0E-20
.SUBCKT POWMOS 3 2 11
.C21 2 1 900P
.C23 2 3 40P
.C24 2 4 1360P
.FDSCHRG 4 2 VMEAS 1.0
.MOS1 4 2 1 1 MOSMOD L=1U W=1U
.JFET 3 1 4 JMOD AREA=1
.DBODY 1 3 DMOD2
.RSOURCE 1 10 17.5E-03
.LSOURCE 10 11 7.5N
.E41 5 11 4 1 1.0
.D1 5 6 DMOD
.VPINCH 6 8 DC 6.4
.VMEAS 8 11 DC 0.0
.DBREAK 3 7 DMOD3
.VBREAK 7 1 DC 117
.MODEL MOSMOD NMOS VTO=-3.4 KP=6.40 TOX=1.0E+06U
.MODEL JMOD NJF VTO=-6.4 BETA=640 IS=1.0E-20 RD=42.5E-03
.MODEL DMOD D IS=1.0E-13 N=0.03 RS=1.0
.MODEL DMOD2 D CJO=1650P TT=70N IS=3.0E-12 RS=2.5E-03
.MODEL DMOD3 D IS=1E-13 RS=2.0 N=1.0
.ENDS

```




Fig. 7 - Measured square root of drain current (drain volts = 10) vs gate voltage for the Harris IRF130 power MOSFET is plotted along with the calculated values for the enhanced SPICE II model. An excellent fit is obtained.




Fig. 8 - Plots of drain current vs drain voltage for the Harris IRF130 power MOSFET show an excellent fit between measured values and those calculated by the enhanced SPICE II model for various values of constant gate voltage.

Application Note 8610.1




Fig. 9 - First quadrant drain current vs drain voltage with V_{GS} held constant is calculated by the enhanced SPICE II model of the Harris IRF130 power MOSFET. Note that the model predicts avalanche breakdown.




Fig. 10 - Third-quadrant operation of the Harris IRF130 shows agreement between the predicted values of the enhanced SPICE II model and actual measured values of drain current vs drain voltage at different values of constant gate voltage.





Fig. 11 - These plots of drain and gate voltages vs time for constant gate current show agreement between the predictions of the enhanced SPICE II model (a) and measured performance of the Harris IRF130 power MOSFET (b).

Application Note 8610.1




Fig. 12 - Switching performance of the Harris IRF130 power MOSFET is closely predicted by the enhanced SPICE II model in this plot of measured and calculated values of drain and gate voltages vs time in a standard switching circuit.




Fig. 13 - The calculated third-quadrant diode recovery waveform of the enhance SPICE II model shows good agreement with that actually measured for the Harris IRF130 power MOSFET.

Finally, the enhanced model was used to compare calculated and measured body diode (D_{body} in Fig. 2) recovery time curves in third-quadrant operation of the Harris power MOSFET. Fig. 13 shows the good agreement between predicted and actual results.

This approach provides excellent results when there is a need to model the performance of a power MOSFET. Not only will the approach update SPICE II (or other circuit simulation CAD program) so that it will simulate the latest state-of-the-art in MOS power, but it will allow quick analysis of every static and dynamic characteristic for suitability in a proposed design.

References

1. Wheatley, Jr., C.F. and Ronan Jr., H.R., "Switching Waveforms of the L²FET: A 5-Volt Gate Drive Power MOSFET," Power Electronic Specialist Conference Record, June 1984, p. 238.
2. Ronan Jr., H.R. and Wheatley Jr., C.F., "Power MOSFET Switching Waveforms: A New Insight," Proceedings of Powercon 11, April 1984, p. C3.
3. Niehaus, H.A., Bowers, J.C. and Herren Jr., P.C., "A High Power MOSFET Computer Model," Power Conversion International, January 1982, p. 65.

AN8829.1 September 1990

Intelligent Power™ Products

SP600 and SP601 An HVIC MOSFET/IGT Driver For Half-Bridge Topologies

By Dean F. Henderson

The interfacing of low-level logic to power half-bridge configurations can be accomplished by an 500VDC intelligent IC, the SP600-series driver, which is designed for up to 230VAC line-rectified operation. The primary function of the high-voltage integrated circuit (HVIC) is to drive n-channel MOS-gated power devices in totem-pole configuration. Compatible with current-sensing MOS-FETs/IGTs, this HVIC provides overcurrent shut-down, simultaneous conduction protection, and undervoltage lockout. Logic-level inputs provide noise-immune control of power-element switching.

The SP600 has demonstrated high-frequency (130 kHz) operation as well as the ability to withstand high dv/dt . Its semicustom design flexibility makes it easily adaptable to a wide range of single and multiple-phase applications. Other salient features of the device are described below.

Technology Overview

BiMOS structures are implemented in a junction-isolation process, known as "lateral charge control",¹ that supports high voltage laterally. By the use of this thin-epi process, low-voltage analog and digital circuitry can be combined monolithically with high-voltage transistors. Low-voltage circuits can be constructed to float up to 500VDC with respect to the substrate. Additionally, 500VDC NMOS and n-p-n transistors can also be fabricated.² Since this process conforms to mainstream low-voltage IC manufacturing, it is cost effective.

Totem-Pole Drivers

Historically, designers have been faced with awkward decisions regarding the upper-rail drive of bridge topologies. P-channel MOSFETs, while easy to drive, are more than twice as expensive as equivalent n-channel devices having the same $r_{DS(on)}$. Economic barriers and product availability generally prohibit design beyond 200VDC. On the other hand, the driving of upper-rail n-channel MOS-gated devices requires a floating gate supply that must be 5 to 20VDC greater than the upper-rail link. While several discrete approaches for implementing this floating supply are known, the designer is burdened with additional components and potential dv/dt problems associated with voltage translation.

The SP600-series driver provides the economical solution as an intelligent totem-pole n-channel driver. With the addition of as few as five, user-defined, external, passive components (three if current detection isn't employed) a

functional half-bridge driver can be built that has the following features:

- Creation and management of a 15VDC upper-rail power supply
- Ability to interface and drive standard and current-sensing n-channel MOSFETs/IGTs
- Shoot-through protection
- Overcurrent protection
- Undervoltage lockout
- CMOS logic-level input compatibility
- Semicustom flexibility through metal-mask changes
- Standard 22-pin DIP packaging

Theory of Operation

Figure 1 is the basic block diagram of the SP600. CMOS logic-compatible input signals are filtered to ensure reliable operation when the device is subjected to noisy industrial environments. Digital commands at TOP and BOTTOM inputs cause the upper or lower drivers, respectively, to turn on or off. The ITRIP SELECT input provides a higher than nominal current limit on a pulse-by-pulse basis. The input signals are decoded to drive the appropriate output device. High-voltage translation is provided by current-mirror pulses used to communicate upward to the top gate driver to initiate turn on or off (I_{ON}/I_{OFF} pulses). These momentary pulses are captured by local latches to maintain the desired state. This feature minimizes power dissipation in the level shifter and provides added noise immunity as well. The bottom gate-driver circuitry is similar. The floating bootstrap power supply is provided by low-voltage capacitor C_f and high-voltage diode D_f . Each time the V_{OUT} node goes low, C_f charges to roughly a diode drop less than V_{DD} (15VDC). This situation prevails each time the lower output device is activated or, in the case of an inductive load, whenever the upper device is switched off and freewheeling load current forces the output node to a diode drop below ground. In either case, D_f is forward biased, allowing C_f to charge through the current-limiting resistor R_{BS} to approximately V_{DD} . Noise-dropping resistor R_{ND} , along with capacitor C_{DD} , provides localized filtering of the bias supply and bypasses bias supply series inductance facilitating fast and complete bootstrap refresh.

Each output device is protected on a pulse-by-pulse basis from overcurrent (OC) by sense-resistor R_S , which is connected to 100-millivolt comparators. This arrangement permits the designer to take advantage of nearly lossless current-sensing MOSFETs or IGTs.

Application Note 8829.1




FIGURE 1. BLOCK DIAGRAM OF THE HVIC

Upon detection of any OC, the output is immediately disabled. In the case of the lower switch, a FAULT is directly detected and reported. Upper-rail OC FAULTs are indirectly reported via the output-voltage monitor when it detects an output state not in agreement with the commanded TOP input signal. With local OC detection and shutdown of the upper device, an inductive load will force V_{out} low due to freewheeling. This "out of status" detector recognizes a fault when V_{out} is typically less than 5.5VDC.

Logic And Timing

Figure 2 is a detailed functional circuit of the SP600. The filtered inputs, TOP, BOTTOM, and ITRIP SELECT, ignore pulse widths less than typically 400 nanoseconds to prevent false triggering. During the generation of I_{on} and I_{off} pulses, the control logic ignores further changes in the input signal. For each I_{on} pulse, an I_{off} pulse is simultaneously sent to the opposite driver, thus eliminating




FIGURE 2. FUNCTIONAL DIAGRAM OF THE HVIC.

the possibility of spurious shoot-through caused by high-voltage, high-speed switching. These features aid in providing predictable operation of the floating upper-rail driver section, which is capable of slewing over 10,000 volts per microsecond.

PHASE serves as a common reference for the floating bootstrap supply (V_{BS}) and all upper-rail logic. V_{OUT} , for all practical purposes, is at the same potential as PHASE, being separated from it electrically by only a few ohms (R_O). This additional series output resistance helps to limit the peak current being drawn from the HVIC when an external lower flyback diode, undergoing forward recovery, forces V_{OUT} negative.

An automatic refresh algorithm is generated by the CMOS timing and control block to ensure that the bootstrap capacitor remains charged. As mentioned above, C_f is refreshed each time the V_{OUT} node swings to common. At power up, with zero voltage on C_f , there are two ways to refresh the bootstrap capacitor. The first is by initially commanding the bottom device to turn on, forcing V_{OUT} low. The second occurs when an automatic refresh is invoked if the TOP has been commanded on for longer than 200 to 500 microseconds. The logic momentarily ignores the inputs, and turns on the lower output (subsequent to an I_{OFF} TOP) for typically 2.0 microseconds, charges C_f and finally restores control to the input commands. Automatic refresh is overridden at switching rates greater than 5kHz, the minimum refresh timer period.

A dual-level current-limit provision allows for a 30% higher current trip point (above nominal) on a pulse-by-pulse basis. A logic-level 1 applied to $I_{TRIP\ SELECT}$ provides a boosted current limit suited for applications like uninterruptible power supplies (UPS), which may have occasional shifted peak-power requirements. This feature may allow for a more optimally selected output device. Benefits of current boost have been demonstrated in an off-line PWM motor controller where $I_{TRIP\ SELECT}$ is momentarily applied to overcome the inertia associated with rotor start-up.³

Both outputs are disabled and a FAULT reported as a result of:

- Overcurrent
- V_{DD} (lower bias) and V_{BS} (upper bias) undervoltage
- $V_{OUT}/PHASE$ out-of-status
- Simultaneously commanded TOP and BOTTOM input (outputs disabled, no FAULT reported)

The fault can be cleared by a logic 0 at both TOP and BOTTOM inputs for the required fault reset delay time of 3.4 to 6.6 microseconds.

Power Driver Section

The upper and lower driver output sections are nearly identical, Figure 3.⁴ Separate sink and source transistors are separately bonded out for application-specific designs requiring additional series gate impedance(s) for slower charge and discharge rates. This circuit property becomes particularly important with IGTs, where a minimum turn-off impedance of 100 ohms may be required to ensure full SOA. Regardless of the switching element used, companion flyback-diode characteristics may necessitate slower turn-on to reduce peak reverse-recovery current by increasing the gate impedance by means of R_{CHARGE} .

A nominal 100mVDC comparator provides overcurrent (OC) protection when used with either current-sensing IGTs or MOSFETS. OC can also be implemented by using low-impedance shunts with noncurrent-sensing power-output devices, Figure 4.

Clamp CL1 in Figure 4 provides overvoltage protection for current-sensing structures during switching intervals, and protects the comparator from any voltage transients due to external lead inductances. To avoid nuisance OC trips caused by reverse-recovery current during turn-on transitions, the comparator's output is blanked for approximately 3-microseconds.




FIGURE 3. POWER-OUTPUT SECTION INTERFACING WITH CURRENT SENSING MOSFET OF IGT.




FIGURE 4. POWER-OUTPUT SECTION INTERFACING WITH NONCURRENT-SENSING MOSFET OR IGT.

System Performance

The half-bridge test circuit in Figure 5 was built to demonstrate the SP600 as a high-frequency driver of MOSFETs. The load is referenced to one-half the battery voltage, allowing bidirectional load current. This circuit characteristic emulates power configurations of half bridges with split supply or full bridges implemented with multiple HVICs.

For ultimate switching speed, no additional series gate impedances were used. Peak MOSFET gate charge and discharge current waveforms of 400 and 510mADC, respectively, were observed, Figure 6.

High-frequency, high-voltage operation requires that upper-rail drive and level-translator circuitry be immune to high dv/dt, as this section floats with respect to $V_{out}/PHASE$. Interjunction capacitance can dynamically inject displacement currents, raising havoc in circuit performance or even causing catastrophic failures, including the breakdown of voltage-isolation tubs or latch-up in adjacent four-layer structures.






FIGURE 5. HALF-BRIDGE TEST CIRCUIT.



Top: Turn Off Vertical: 100mA/div
Bottom: Turn On Horizontal: 20ns/div

FIGURE 6. GATE-CURRENT WAVEFORMS DRIVING AN IRF820.




Vertical: 1A/div
Horizontal: 1µs/div

FIGURE 7. OUTPUT LOAD CURRENT AT 130kHz USING IRF842s.

At rail voltages of 200 to 400VDC, rise and fall transitions of V_{out} /PHASE were measured in the 20 to 35 nanosecond region. The HVIC operated flawlessly while being subjected to output swings beyond 11,000 volts per microsecond. Figure 7 demonstrates the HVIC's ability to sustain such dv/dt when driving IRF820 devices.

IRF 842s were driven at 130 kHz in this same half-bridge circuit, Figure 8. The ultimate switching speed of the SP600-series HVIC will depend on gate capacitance and the duty-cycle limits dictated by the minimum I_{on} and I_{off} times. A minimum I_{on} time (1.6 to 3.1 microseconds) ensures time for refresh, while a minimum I_{off} time (1.3 to 3.4 microseconds) prevents simultaneous conduction by allowing for gate discharge prior to an opposite I_{on} pulse. The same promising technology has been shown to operate a half-bridge resonant converter at frequencies up to 600 kHz.⁶



Vertical: 50V/div
Horizontal: 50ns/div

FIGURE 7. V_{out} TRANSITION AT TURN-ON OF LOWER IRF820.

Semicustom Capability

The SP600 family can be customized by inexpensive, final-metal-mask alterations. Application-specific designs are possible for variations in the following parameters:

- Minimum I_{on}/I_{off} pulses
- OC trip-response time
- Input-signal conditioning filters
- OC trip level
- Inclusion of Rcharge/discharge
- ITRIP SELECT boost level
- FAULT reset timer

Other system-related options include:

- Input protocol
- Automatic FAULT reset
- Ability to disable the automatic-refresh algorithm

References

1. E. J. Wildi, et al, "New High Voltage IC Technology," IEDM 84 Conference proc, pp 262-265.
2. E. J. Wildi, et al, "500V BiMOS Technology and its Applications," Electro 85 paper #24/2.
3. J. G. Mansmann, et al, "ASIC Like HVIC for Interfacing to Half-Bridge Based Power Circuits," PESC March 88.
4. J. G. Mansmann, et al "A Flexible High Voltage Controller Core for Half "H" N-Channel Bridge Operation," MOTOR-CON proc, Sept '87, pp 194-205.
5. D. J. MacIntyre, "Motor Control Applications of Second Generation IGT Power Transistors," GE PESD Application Note 200.95.
6. R. L. Steigerwald, et al, "A High-Voltage Integrated Circuit for Power Supply Applications," APEC proc, Mar '87, pp 221-229.


Appendix

Timing Waveforms (See page 7)

Although both SP600 and SP601 timing diagrams are shown the SP601 was chosen to provide further explanation.

- $t_0 < t < t_1$ At t_0 , with the enable high, the outputs are simultaneously commanded to switch from lower to upper which is also known as Bistate operation. After delay t_{offD} , the lower is turned off, followed by the uppers turned on. Dead time, $t_{D,T.}$, the difference between the lower off transition to the upper on transition is internally set. Since this timing sets the margin of safety for simultaneous conduction, it's the user's responsibility to ensure that proper external gate impedance is selected to ensure ample time for power transistor charging/discharging.
- $t_1 < t < t_2$ The lower is turned on at t_1 and continues for a relatively long period, long enough that at t_2 an automatic refresh will be invoked.
- $t_2 < t < t_3$ The HVIC has blinded itself to the logic inputs during this refresh mode. The upper is turned off, with its associated turn off delay, t_{offD} . After the fixed dead time, $t_{D,T.}$, the lower is briefly turned on, t_{on} , providing a charge refresh path for the bootstrap capacitor, C_f . Once again the dead time is observed before turning the upper back on again and restoring control to the user inputs. This refresh cycle can be detected as a few microsecond wide pulse of lower MOSFET/IGT current.
- $t_3 < t < t_5$ The upper remains commanded on for a period of time less than t_{REF} . At t_4 , the UP/DOWN time is brought low, commanding a lower turn on. Similar to the t_0 - t_1 interval, the upper turns off after delay t_{offD} and the lower turns on after the dead time, $t_{D,T.}$
- $t_5 < t < t_7$ The SP601 is disabled by the ENABLE line low at t_5 . Previously conducting lower turns off after its delay, t_{offD} . Since the ENABLE line was previously brought low and neither output transistors are conducting, termed as tristate mode. The state of the output phase waveform remains unknown. At t_6 , the ENABLE is once again pulled high. The lower turns on after delay, t_{onDB} .
- $t_7 < t < t_9$ At t_7 , the SP601 is disabled and the UP/DOWN line is toggled to the upper position. The lower turns off and the power devices go into a tristate mode. At t_8 , upper turn on sequence begins. Since the auto one shot hasn't timed out yet, the turn on delay, t_{onDB} , is relatively short.
- $t_9 < t < t_{11}$ The chip shuts off as the ENABLE line is brought low at t_9 , and is enabled again at t_{10} as the UP/DOWN line had remained high. Since the disable period was long and the refresh one shot had timed out, the turn on delay, t_{onDT} , is slow. Keep in mind that the delay time includes the time for automatic refresh. In an attempt to not further complicate the drawing, the detailed refresh cycle isn't actually shown.
- $t_{11} < t < t_{13}$ Both inputs are brought low at t_{11} for a duration longer than t_{REF} . At t_{13} the ENABLE is restored, initiating the turn on sequence for the lower. This follows a long period of time where the one shot had timed out, but in this case the lower is commanded on. Since it doesn't need the refresh algorithm, the turn on delay, t_{onDB} , is fast.
- $t_{11} < t < t_{13}$ This sequence of events depicts the detection of a lower overcurrent trip. Between t_{13} - t_{14} , the lower is on. Beyond the filter delay, t_{offTN} , the overcurrent trip shuts off the lower driver. A fraction of a microsecond later, t_{FN} , the flag report delay, FAULT goes low.
- $t_{15} < t < t_{16}$ By holding both ENABLE and UP/DOWN lines low for the required fault filter reset time, $t_{R,T.}$, the fault is cleared.
- $t_{18} < t < t_{19}$
- $t_{16} < t < t_{17}$ The upper is turned on and an overcurrent trip begins. Beyond the filter delay, t_{offTN} , the overcurrent comparator shuts off the upper drive at t_{17} . Since the control logic can only communicate upwards, there is no direct means of reporting an upper trip. As the fault has been remotely captured by the floating upper section, shutdown has occurred. The Phase or V_{OUT} node will quickly fall to a diode drop below common due to inductive flyback current. Via the V_{OUT}/V_{PHASE} monitor this is detected as not being in agreement with the commanded input and reports the fault. Reporting this phase out of status delay is t_{OSVF} .

SP600 Series Timing Diagram



APPNOTE

AN9010.1 November 1990

Intelligent Power™ Products

SP606 HIGH VOLTAGE (600VDC) HALF BRIDGE DRIVER IC

Author: George E. Danz

Introduction

The SP606 is a high voltage, high speed dual driver for MOS gated power devices. The drivers are isolated from each other, each controlled by an independent input line referenced to the system common voltage. The SP606 was designed using the same proprietary technology which was started more than 5 years ago, resulting in the first products in the HVIC family, the SP600/SP601 Half Bridge Drivers. Many of the benefits of the SP600/SP601 family also apply to the SP606. For example, these HVICs offer a very inexpensive means for driving an n-channel power switch from low-side referenced logic without special isolation circuitry, such as opto-coupler (not known for extreme reliability) or transformer means (often too expensive). Highly integrated low level logic and high-level drive circuitry minimize propagation delays, allowing higher switching frequencies and often lower switching losses than would be attainable using more conventional techniques. In addition to cost savings and performance increases, the HVIC simplifies and reduces the effort needed to design an efficient driver for MOS gated high and low side switches. Features specific to the SP606 are discussed below.

The SP606 enjoys some features which the SP600/SP601 lacks. These are a smaller 14 pin dip package, significantly higher output drive capability (2A peak) and lower transport delays from input to output. In order to maintain noise immunity, CMOS Schmitt triggered inputs with pull down are incorporated on all inputs. By shedding some of the features of the SP600/601 family such as over-current trip and shoot-through protection, the SP606 can operate at PWM frequencies up to 1MHz, having gate rise and fall times of typically 14 and 10 nano-seconds, respectively into 1000pF load. The high side turn-on and turn-off propagation delays are very low at 85 and 100 nano-seconds typically.

The blocking voltage of the SP606 has been increased to 600VDC in keeping with industry requests for 600V blocking capability for bridge components for use on rectified 230VAC lines.

While the burden of shoot-through protection is now squarely with the user, the added flexibility of precise user gate control allows some other interesting circuit topologies. For example the double forward converter configuration popular with power supply, stepper motor control and switched reluctance motor control can now be implemented. Capacitor C_F must be fully charged before




FIGURE 1. DOUBLE FORWARD CONVERTER SCHEMATIC

turning the upper switch on the first time by holding the lower switch on long enough to charge C_F through the load impedance. See Figure 1.

Also with the SP606 it is possible to drive a high-side switch which can be switched independently from the low side switch. The load itself could supply initial bootstrap voltage and an appropriate flyback diode would be required in parallel with the load to avoid severe negative excursions of the power switch's source lead. An example of this is shown in Figure 2.




FIGURE 2. HIGH SIDE SWITCH OR "BUCK CONVERTER"

Description of the SP606

The block diagram of the SP606 is shown in Figure 3. The SP606 is comprised of a ground referenced gate drive circuit and a high voltage bus referenced (floating) gate drive circuit. The input logic circuit for the high side driver incorporates level translation circuitry to interface between the low voltage logic section and the high voltage logic section which controls the upper (or floating) gate driver.




FIGURE 3. SP606 FUNCTIONAL BLOCK DIAGRAM

Input Logic

There are three inputs to the SP606; HIN controls the floating high side driver, LIN controls the low side (ground referenced) driver and SD which controls the "shutdown" function. All inputs pass through Schmitt buffers employing hysteresis with transition thresholds proportional to the logic supply V_{DD} . Slower or ramped inputs therefore are squared up before being passed to the level translation circuits, which translate the logic level inputs to signal levels compatible with the fixed driver (10V to 15V) supply. The level translation circuit allows the ground reference of the logic supply (V_{SS} on pin 13) to swing plus or minus by a couple of volts with respect to the power ground (COM on pin 2) thereby enhancing noise immunity.

Each channel, including the shutdown input, is independently controlled. The gate drive responds within a short (typically 100 nanoseconds) propagation delay of the input signal. In applications where deadtime is required to prevent conduction overlap or "shoot-through", the HI and LO input commands must be spaced by external circuitry. For example in a half bridge configuration, where the upper and lower switches are series connected between the high and low sides of the power bus, effort must be taken to turn off each of the switches in advance of turning on the other. The designer must ensure that one switch is completely off before trying to turn on the other or high currents can flow through both, often leading to destruction of one or both power switches. Often a few passive components added to delay switch turn-on without delaying turn-off can effectively control shoot-through (see the diode-resistor parallel combination in Figure 4). As power levels and power switch devices become larger, passive techniques may not be reliable and more deliberate means may be necessary to provide turn-on blanking of one switch while the other switch is turning off.

Shutdown is accomplished by a logic level 1 at the SD input. This input must be at logic level 0 to "gate" the HIN and LIN inputs to their respective drivers. The SD logic also removes bias to the high voltage translation pulse circuits, thereby reducing bias current to the SP606 when in shutdown mode.




FIGURE 4. SIMPLIFIED SHOOT-THROUGH CONTROL

Protection Features

The SP606 is protected internally from insufficient bootstrap supply voltage (in the case of the upper floating driver) and insufficient bias supply voltage (in the case of the lower driver). Also circuitry is provided which allows the high voltage power to be applied prior to the low voltage control power without inducing false gating from the SP606.

The undervoltage circuitry functions differently for upper and lower drivers. The lower undervoltage lockout blocks drive to both upper and lower power switches. Upon re-establishment of proper lower supply voltage levels the drive signals are un-blocked and gate drive to both upper and lower switches is re-established provided the appropriate LIN and HIN signals are enabled. The upper undervoltage circuit controls only the gating of the upper (floating) switch which is latched off when an undervoltage is sensed. Latching is released when the upper undervoltage circuit is satisfied. A subsequent "on" pulse from the HIN terminal is necessary to trigger the upper switch. The HIN terminal must have previously gone low since all communications with the upper driver are "edge" triggered. The purpose for latching the upper driver off in the event of an undervoltage condition is to ensure direct control from the HIN input. Without latching, the undervoltage circuit could cycle at a frequency dependent upon the size of the bootstrap capacitor, gate capacitance, and undervoltage hysteresis levels. Latching the undervoltage detector provides in essence an "alarm" that an undervoltage condition has occurred. The circuit designer must pick values of bootstrap capacitance which ensures that undervoltage cycling is not encountered at the desired PWM frequency. Guidance on choosing the right value can be found under "FLOATING SUPPLY CONSIDERATIONS" later in this note.

Driver Circuits

The driver circuits for the upper and lower gate drives are identical. Since it is desirable to provide the greatest possible gate drive voltage consistent with the user supplied voltage, p-channel mosfets have been used in the output stage of the drivers for sourcing gate current to the power device. Likewise, n-channel devices have been employed for sinking current from the gates of the power devices. This approach allows more complete utilization of the V_{CC} voltage. Also changes in mosfet threshold voltages with temperature will not effect power device gate bias levels.

The sink and source currents of the gate drivers are fully capable of supplying peak currents of at least 2.0 amps, which means that a power mosfet device with 3000pF gate-source capacitance can be fully charged in under 20 nano-seconds. Discharge of the gate-source capacitance will be just as rapid, since R_{DSon} of sink and source drivers are matched.

The high side driver section is built into an "isolation tub" which is capable of floating +600VDC above substrate potential with respect to power ground (COM pin 2). Pin 6 (V_S) is the common potential for the upper drive circuitry and is the most negative voltage within the floating tub. V_B (pin 5) is the positive rail within the floating tub and is usually +15 above V_S . The gate drive output, HO (pin 7) swings between V_S and V_B according to the state of the HIN input pin.

Floating Supply Considerations

The floating supply which ties between V_B and V_S is supplied typically by a capacitor, C_F , referred to as the bootstrap capacitor. A fast recovery, low leakage diode, DF, refreshes or charges this capacitor whenever the V_S terminal swings to common (see figure 4). A low leakage, fast recovery diode should be chosen for the bootstrap diode and should exhibit low reverse recovery charge. Accomplish this by choosing a diode with a blocking voltage rating greater than 600VDC. For example, the Harris A114P diode is a high voltage 1A, fast recovery diode rated at 1000V blocking. It is used with great success on rectified 230VAC circuits where normally a 500V or 600V diode would be used. The high voltage diode results in a naturally lower junction capacitance than would be attainable in a comparable low voltage diode.

The refresh charging "loop" is a circuit beginning at the V_{CC} node and comprising the bootstrap diode (forward biased), the bootstrap capacitor, either the lower power device or the flyback diode and the COM terminal. Normally V_S voltage will be one diode drop below the COM terminal whenever the upper power switch is turned off due to the inductive nature of the load current commutating from the upper switch to the lower flyback (or body) diode around the lower power switch. When no inductive load current is flowing through the lower flyback diode, then the V_S terminal voltage will operate at a voltage above the COM terminal determined by the current in the lower power device and that devices' forward drop. The ultimate voltage attained on the bootstrap capacitor is dependent on whether it was refreshed through the flyback diode or the lower power switch

device. Lead inductance associated with the flyback diode can actually cause the V_S terminal to transiently go 5 to 20 volts below COM. This occurs when the upper switch is turned off very rapidly and the load current is rapidly commutated to the lower flyback diode. Although this can help to dump some charge very quickly onto the bootstrap capacitor, it can cause trouble with the HVIC if allowed to exceed more than about 4 volts. It is wise to minimize this inductance by tight power circuit layout practices.

A number of considerations in the implementation of this bootstrap arrangement which must be kept in mind. The series inductance in the loop comprised of the bootstrap diode, capacitor and the V_{CC} supply and COM return path must be kept very low. Ideally under normal conditions the charging time for refreshing the capacitor is short. This must be so when very high PWM duty cycles are desired. In fact overmodulation must be avoided so that approximately 1 to 2 fsecs. is reserved for refreshing the bootstrap capacitor. The actual time required depends on the series resistance of the bootstrap loop, the series inductance (hopefully zero) and the size of the bootstrap capacitor. An upper limit on the PWM frequency is then given by:

$$f_{PWM} \leq \frac{(1 - DC)}{t_{REF}}$$

where: DC = Duty cycle fraction
 t_{REF} = refresh time (sec.)

f_{PWM} = PWM frequency (Hz)

Another consideration in the design of the bootstrap circuit concerns the sizing of the bootstrap capacitor. If it is assumed that all of the gate charge comes from the bootstrap capacitor, which is a good assumption, then enough charge must be placed on the bootstrap capacitor such that when it "dumps" the turn-on gate charge to the power switch, there is still enough voltage on the bootstrap capacitor such that undervoltage lockout is not triggered. For turn-on gate charge of Q_G , flying capacitor of C_F , supply voltage V_{CC} and final gate voltage V_G (which must be greater than the maximum value for the undervoltage trip threshold), the minimum bootstrap capacitor is given by:

$$C_F > \frac{Q_G}{V_{CC} - V_G}$$

The above assumes an inductive load which would tend to cause the bootstrap diode drop to be approximately cancelled by the drop associated with the body diode (mosfet) or flyback diode in parallel with an IGBT. If the load is not somewhat inductive, the bootstrap diode drop must be subtracted from V_{CC} along with any drop associated with the lower switch. The effects of leakage current in the reverse-biased bootstrap diode and the small quiescent bias current of the upper driver circuit must be taken into account when sizing C_F . Therefore the sum of the above currents and the charge removed from C_F in charging the gate capacitance, Q_G , determines the minimum size of C_F . Therefore:

$$C_F > \frac{Q_G + (I_{QBS} + I_R) \cdot t_{ON}(\max)}{V_{CC} - V_G}$$

The previous discussion on refreshing has been made with a half bridge or "totem-pole" configuration of the power switches in mind. Other topologies are of interest such as the "double forward converter" configuration shown in Figure 1. Once current is established in the inductor of the double forward converter, simply turning off the switches causes the inductor current to freewheel through the commutating diodes. The V_S lead will be pulled to approximately a diode drop below COM while the inductor current ramps to zero.

This action will charge the bootstrap capacitor in all cases but those wherein the inductor current is minute. During start-up when there is no current in the inductor, it is necessary to pre-charge the bootstrap capacitor. This can be accomplished in a number of ways, but one can simply turn on the lower MOSFET or IGBT long enough to charge up the capacitor. Voltage overshoot due to the resulting series RLC circuit will be clamped by the internal zener clamps and/or the substrate diode within the SP606. Alternatively, a small auxiliary MOSFET can be placed around the lower flyback diode and driven by an inverted LO gate drive signal. When the lower is turned "off", the auxiliary MOSFET will be turned "on" thereby supplying a charging path for the bootstrap capacitor.

The buck converter (Figure 2) is another possible application for the SP606. With this type of converter configuration, as soon as the SP606 bias supply power is applied, the bootstrap capacitor will be charged through the load impedance. After having waited for complete charging of the capacitor, it is then possible to operate the SP606 normally. Subsequent refreshing will occur each time the buck converter switch is turned off. Refreshing will occur very rapidly in the case of a predominantly inductive load which is really the only practical load for a buck converter.

Level Shifting Circuits

As shown in Figure 4, the high side channel input commands require level-shifting from a level near COM to a level near that at which the high voltage tub is floating, which can be 600V. The on/off commands for the high side are transformed into narrow current source commands which sink current through burden resistors in the high side

circuit. After squaring up these pulses they are "and" gated with the output from the under-voltage circuit and latched before being sent to the driver section.

Switching dv/dt as high as 50V/ns is possible with the SP606. Also, when the upper switch is turned off, the short-lived negative excursions of the V_S terminal due to so-called "forward recovery" and lead wire inductance in series with the upper and lower power switches will not cause problems with SP606 operation.

Power Dissipation

Power dissipation in the SP606 results from static losses and switching losses. The static losses are due to the bias supply in both upper and lower driver sections and leakage losses in the high voltage level translation transistors. The sum of all these losses is approximately 8.7mW at +25°C. At +125°C these losses are not normally over 20mW.

The dynamic losses are due to low voltage and high voltage switching losses. The low voltage switching losses derive primarily from the upper and lower driver output stages. The energy required in charging and discharging the gate of the power switches must flow through the resistance in the gates of the power devices, the R_{DSon} of the driver output stage, and all of the lumped wiring and connection and supply sources resistances. The sharing of these resistances between the SP606 and the external source and switch devices must be known before an accurate calculation of losses can be attempted. The total loss, however can easily be calculated once the PWM frequency, supply voltage and power device gate charge is known as follows:

$$P_{total} = 2 \cdot f_{PWM} \cdot Q_G \cdot V_{CC}$$

The high voltage switching losses are due predominantly to the level translation transistors. These losses are a function of the PWM frequency, the level translation current and pulse width and the bus and V_{CC} voltages. The level translation power dissipation then is:

$$P_{level\ trans.} = f_{PWM} \cdot (V_S + V_{CC}) \cdot 400 \times 10^{-12}$$

APPNOTE

AN9105.1 August 1991

Harris Intelligent Power

HVIC/IGBT HALF BRIDGE CONVERTER EVALUATION CIRCUIT

The HVIC high-voltage integrated circuit is designed to drive n-channel IGBTs or MOSFETs in a half-bridge configuration up to 500VDC. Power supply and motor control inverters can be configured for voltages up to 230VAC using the HVIC, IGBTs and a few other components.

A few precautions should be taken in using the circuit. Lead lengths between the external power circuit (including gate and pilot leads), the 15V bypass capacitor (C_{DD}), the bootstrap diode (D_F) and capacitor (C_F) and the HVIC should be minimized.

The basic components required to evaluate the features of the SP601 are shown in the simplified schematic. The recommended load is largely resistive so that the largest current component will flow through the IGBTs, IGT1 and IGT2.

The flyback diodes, D1 and D2, rated 8A, will carry a much smaller flyback current component. A small amount of load


inductance will cause the switching waveforms to simulate the conditions which would normally be observed with motor or transformer loads, while limiting the current carried by the lower rated flyback diodes in this circuit.

The values for R_{PUa} , R_{PUb} , etc., have been chosen to result in overcurrent trip at approximately 25Apk. At this level of current, heat sinking for the IGTs and flyback diodes is required. The series resistance of the upper and lower pilot resistor dividers would be approximately 1Kohm; the divider ratio should cause 0.1V at the tap at the desired trip current.

When first energizing your evaluation circuit, begin with a reduced bus voltage of about 20VDC to 30VDC to verify proper circuit operation before proceeding to higher voltages.

More specific information can be found in File Number 2428 and File Number 2429 Half-Bridge 500VDC Driver data sheets and in the Application Note, AN-8829.1.

Simplified Schematic



HVIC - Harris Part # SP601 (Formerly GS601)
IGT1, 2 - Harris Part # HGTA24N60D1C

D1, 2 - Harris Part # RUR860
Df - Harris Part # A114M

R_{PUa} , R_{PLa} - 910 Ω , 1.8W
 R_{PUb} , R_{PLb} - 68 Ω , 1.8W

C_1 - 0.1 μ F, 600VDC
 R_L - 20 Ω , 3KW

POWER MOSFETS


14

DIMENSIONAL OUTLINES AND MOUNTING HARDWARE

	PAGE
DIMENSIONAL OUTLINES	14-3
JEDEC TO-202 Modified	14-3
JEDEC TO-204AA	14-3
JEDEC TO-204AE	14-4
JEDEC TO-205AF	14-4
JEDEC TO-218AC	14-5
JEDEC MO-093	14-5
JEDEC TO-220AB	14-6
JEDEC TO-220AC	14-6
JEDEC TS-001	14-7
JEDEC TO-247 Style	14-7
4-Pin DIP	14-8
JEDEC TO-251AA	14-8
JEDEC TO-252AA	14-9
JEDEC TO-254AA	14-9
MOUNTING HARDWARE	14-10

Dimensional Outlines


JEDEC TO-202 MODIFIED



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	—	0.05	—	1.270	1
b	0.023	0.029	0.584	0.736	1
b ₁	0.045	0.055	1.143	1.397	1
c	0.018	0.026	0.457	0.660	
E	0.130	0.150	3.302	3.810	
e	0.095	0.105	2.413	2.667	
e ₁	0.190	0.210	4.826	5.334	
G ₁	0.220	0.260	5.588	6.624	
G ₂	0.415	0.425	10.54	10.80	
H	0.330	0.380	8.382	9.652	
L	0.390	0.450	9.906	11.43	
L ₁	—	0.110	—	2.794	1, 2
Q ₁	0.039	0.050	0.990	1.270	
α ₁	—	50°	—	50°	1


- NOTES: 1. Package contour optional within dimensions specified.
 2. Lead dimensions uncontrolled in this zone.

JEDEC TO-204AA




SYMBOL	INCHES		MILLIMETERS		NOTE
	MIN.	MAX.	MIN.	MAX.	
A	0.250	0.450	6.4	11.4	
φb	0.038	0.043	0.966	1.092	
φD	—	0.875	—	22.22	
e	0.420	0.440	10.67	11.17	
e ₁	0.205	0.225	5.21	5.71	
F	—	0.135	—	3.42	
L	0.312	—	7.93	—	
φP	0.151	0.161	3.84	4.08	
q	1.187 BSC		30.15 BSC		
R	—	0.525	—	13.33	
R ₁	—	0.188	—	4.77	
s	0.655	0.675	16.64	17.14	

JEDEC TO-204AE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.250	0.450	6.4	11.4	
ϕb	0.057	0.063	1.45	1.60	
ϕb_1	0.141 NOM		3.58 NOM		
ϕD	—	0.875	—	22.22	
e	0.420	0.440	10.67	11.17	
e_1	0.205	0.225	5.21	5.71	
F	0.060	0.135	1.53	3.42	
L	0.440	0.480	11.18	12.19	
ϕP	0.151	0.161	3.84	4.08	
q	1.187 BSC		30.15 BSC		
R	0.495	0.525	12.58	13.33	
R_1	0.131	0.188	3.33	4.77	
s	0.655	0.675	16.64	17.14	

JEDEC TO-205AF




Notes:

1. Dimension k measured from ϕD maximum.
2. ϕD_1 shall not vary more than 0.010 in Zone P. This zone controlled for automatic handling.
3. Details of outline in this zone optional.
4. Leads at gauge plane 0.054-0.055 below seating plane shall be within 0.007 radius of positional tolerance at MMC relative to tab at MMC. Device may be measured by direct methods or by gauge and gauging procedure described on JEDEC gauge drawing GS-1.
5. ϕb_2 applies between L_1 and L_2 . ϕb applies between L_2 and L minimum. Diameter is uncontrolled in L_1 and beyond L minimum.

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
ϕa	0.200 BSC		5.08 BSC		4
A	0.160	0.180	4.07	4.57	
ϕb	0.016	0.021	0.41	0.53	5
ϕb_2	0.016	0.019	0.41	0.48	5
ϕD	0.340	0.370	8.64	9.39	
ϕD_1	0.315	0.355	8.01	9.01	2
h	0.009	0.041	0.23	1.04	
j	0.028	0.034	0.72	0.86	
k	0.029	0.045	0.74	1.14	1
L	0.500	0.750	12.70	19.05	5
L_1	—	0.050	—	1.27	5
L_2	0.250	—	6.35	—	5
P	0.070	—	1.78	—	2
Q	—	0.050	—	1.27	3
α	45° NOMINAL				
β	90° NOMINAL				


JEDEC TO-220AB



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.140	0.190	3.56	4.82	
b	0.015	0.040	0.38	1.02	
b ₁	0.045	0.070	1.14	1.77	
c ₁	0.014	0.022	0.36	0.56	
D	0.560	0.625	14.23	15.87	
E	0.380	0.420	9.66	10.66	
e	0.090	0.110	2.29	2.79	2
e ₁	0.190	0.210	4.83	5.33	2
E ₁	—	0.030	—	0.76	
F	0.020	0.055	0.51	1.39	
H ₁	0.230	0.270	5.85	6.85	
H ₂	—	0.165	—	4.19	
J ₁	0.080	0.115	2.04	2.92	
L	0.500	0.562	12.70	14.27	
L ₁	—	0.250	—	6.35	
φP	0.139	0.153	3.53	3.89	
Q	0.100	0.135	2.54	3.43	

- NOTES: 1. These dimensions are within allowable dimensions of revision J of JEDEC TO-220AB outline dated 3-24-87.
2. Position of lead to be measured 0.250-0.255 (6.350-6.477mm) from case.


JEDEC TO-220AC



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.140	0.190	3.56	4.82	
b	0.020	0.040	0.51	1.02	
b ₁	0.045	0.070	1.14	1.77	
c ₁	0.014	0.022	0.36	0.56	
D	0.560	0.625	14.23	15.87	
E	0.380	0.420	9.66	10.66	
E ₁	—	0.030	—	0.76	
e ₁	0.190	0.210	4.83	5.33	2
F	0.045	0.055	1.14	1.39	
H ₁	0.230	0.270	5.85	6.85	
H ₂	—	0.160	—	4.19	
J ₁	0.080	0.115	2.04	2.92	
L	0.500	0.562	12.70	14.27	
L ₁	—	0.250	—	6.35	
L ₂	—	0.110	—	2.79	
φP	0.139	0.153	3.53	3.89	
Q	0.100	0.135	2.54	3.43	

- NOTES: 1. These dimensions are within allowable dimensions of revision J of JEDEC TO-220AC outline dated 3-24-87.
2. Position of lead to be measured 0.250-0.255 inches (6.350-6.477mm) from case.


4-PIN DIP



SYMBOL	INCHES		MILLIMETER		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	.300	-	7.62	-	
B	.100 NOM.	-	2.54 NOM.	-	
C	.013	.017	.34	.43	
D	.020	.024	.51	.60	
E	.035	.045	.89	1.14	
F	.140	.160	3.56	4.06	
G	.160	.180	4.07	4.57	
H	.194	.198	4.93	5.02	
J	.124	.134	3.15	3.40	
K	.034	.044	.87	1.11	
L	.238	.248	6.05	6.29	
M	0°	15°	0°	15°	
N	.085	.095	2.16	2.41	

NOTE: CONTROLLING DIMENSIONS: MILLIMETERS


JEDEC TO-251AA



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.184	2.388	
A ₁	0.035	0.045	0.889	1.143	
b	0.027	0.033	0.686	0.838	
b ₁	0.033	0.040	0.838	1.016	
b ₂	0.205	0.215	5.207	5.461	
c	0.018	0.022	0.457	0.559	
c ₁	0.018	0.022	0.457	0.559	
D	0.235	0.245	5.969	6.223	
E	0.250	0.265	6.350	6.731	
e	0.090BSC		2.286BSC		
L	0.355	0.375	9.017	9.525	
L ₁	0.075	0.090	1.905	2.286	
L ₂	0.035	0.050	0.889	1.270	
L ₃	0.045	0.060	1.143	1.524	1


1. Lead dimension uncontrolled in L₃.
2. Controlling dimension: inch.

JEDEC TO-252AA




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.184	2.388	
A ₁	0.035	0.045	0.889	1.143	
b	0.027	0.033	0.686	0.838	
b ₁	0.033	0.040	0.838	1.016	
b ₂	0.205	0.215	5.207	5.461	
c	0.018	0.022	0.457	0.559	
c ₁	0.018	0.022	0.457	0.559	
D	0.235	0.245	5.969	6.223	
D ₁	0.190	-	4.826	-	2
E	0.250	0.265	6.350	6.731	
E ₁	0.170	-	4.318	-	2
e	0.090 BSC		2.286 BSC		
e ₁	0.180 BSC		4.572 BSC		
H	0.370	0.410	9.398	10.41	
L	0.020 typ		0.508 typ		3
L ₁	0.025	0.040	0.635	1.016	
L ₂	0.035	0.050	0.889	1.270	
L ₃	0.045	0.060	1.143	1.524	1

1. Lead dimension uncontrolled in L₃.
2. D₁ and E₁ establishes a minimum mounting surface for terminal 4.
3. L is the terminal length for soldering.
4. Controlling dimension: inch.



MINIMUM PAD SIZES RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

JEDEC TO-254AA




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.249	0.260	6.32	6.60	
A ₁	0.040	0.050	1.02	1.27	
A ₂	0.150 BSC		3.81 BSC		
Øb	0.035	0.045	0.89	1.14	
D	0.790	0.800	20.07	20.32	3
D ₁	0.535	0.545	13.59	13.84	
e	0.150 BSC		3.81 BSC		
E	0.535	0.545	13.59	13.84	3
L	1.195	1.236	30.35	31.40	
L ₁	0.665	0.685	16.89	17.40	
ØP	0.139	0.149	3.53	3.78	

Notes:


1. Refer to applicable symbol list.
2. Dimensioning and tolerancing per ANSI Y14.5.M. 1982.
3. Glass meniscus included in Dim. D and E.
4. Controlling dimension: inch.

Mounting Hardware




NOTE: MAXIMUM TORQUE APPLIED TO MOUNTING
FLANGE IS 12 in.-lbs. (0.14 kgf m).


Suggested mounting hardware for JEDEC TO-204AA



Suggested mounting hardware for JEDEC TO-204AE



*Suggested mounting hardware for JEDEC TO-218
and JEDEC MO-093*



NOTE: MAXIMUM TORQUE APPLIED TO MOUNTING
FLANGE IS 8 in.-lb. (0.09 kgf m)

*Suggested mounting hardware for JEDEC TO-220
and JEDEC TS-001*

POWER MOSFETS

15

SALES OFFICE INFORMATION

A complete and current listing of all Harris Sales, Representative and Distributor locations worldwide is available. Please order the "Harris Sales Listing" from the Literature Center (see page i).

HARRIS HEADQUARTERS LOCATIONS BY COUNTRY :

U.S. HEADQUARTERS

Harris Semiconductor
1301 Woody Burke Road
Melbourne, Florida 32902
TEL: (407) 724-3000

SOUTH ASIA

Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852) 3-723-6339

EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
Rue de la Fusse 100
Brussels, Belgium 1130
TEL: (32) 2-246-21.11

NORTH ASIA

Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: (81) 03-3345-8911

HARRIS TECHNICAL ASSISTANCE AVAILABILITY:

UNITED STATES

CALIFORNIA	Costa Mesa	714-433-0600
	San Jose	408-922-0977
	Woodland Hills	818-992-0688
FLORIDA	Melbourne	407-724-3576
GEORGIA	Norcross	404-246-4660
ILLINOIS	Itasca	708-250-0070
MASSACHUSETTS	Burlington	617-221-1850
NEW JERSEY	Mt. Laurel	609-727-1909
	Rahway	201-381-4210
TEXAS	Dallas	214-733-0800

INTERNATIONAL

FRANCE	Paris	33-1-346-54046
GERMANY	Munich	49-8-963-8130
ITALY	Milano	39-2-262-22141
JAPAN	Tokyo	81-3-3345-8911
SWEDEN	Stockholm	46-8-623-5229
U.K.	Camberley	44-276-686-886

